

Development of Synthesizable Filter Centric
Son Filter Design for ADDLL Architecture in CoC Fitter Design for ADPLL Architecture II Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC

1G.Ravikumar, ²D.Venkatareddy, ³M. Asharani
Implemented in Asharani

Implemented in 45nm CMOS Technology *1 Research Scholar, Department of ECE, JNTU, Hyderabad, Telangana, India 500085* ³ Professor, Department of ECE, JNTU, Hyderabad, Telangana, India 500085 *2 Professor, Departme nt of ECE, MGIT, Gandipet, Hyderabad, , Telangana, India 500075*

1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh

Journal of VLSI circuits and systems, , ISSN 2582-1458 **19**

Digital Loop Filter, DCO , DCO,
Zynq SoC, Jitter and
Pl **KEYWORDS:** ADPLL, **KEYWORDS:** DCO, zyną soc, sitter
Phase Error.

ARTICLE HISTORY: ARTICLE HISTORY: Received 15.04.2024

Accepted 20.05.2024 Published 11.06.2024

https://doi.org/10.31838/jvcs/06.01.31838/jvcs/06.01.31838/jvcs/06.01.31838/jvcs/06.01.31838/jvcs/06.01.31838/ **DOI:** https://doi.org/10.31838/jvcs/06.02.01

1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh **Abstract**

The emergence of all-digital phase-locked loop (ADPLL) inters marks a major advancement in the field of signal processing technology. These filters are engineered to align the phase and frequency of digital signals, ensuring accurate timing and accuracy in a wide range
of analizations, By uning a digitally approached assillator (DCO) to adjust the fraguency of applications. By using a digitally controlled oscillator (DCO) to adjust the frequency
and compare it to a reference signal. ADPLL filters minimize phase differences, imageus and compare it to a reference signal, ADPLL filters minimize phase differences, improve filtering efficiency, and reduce noise in digital communication systems. Due to their ability to adapt to different input signals and environmental factors, these filters are critical to modern electronic devices, especially in challenging applications such as wireless communications, data transmission, and clock synchronization. In this research work, the
communications, data transmission, and clock synchronization. In this research work, the $\frac{1}{2}$ communications, data transmission, and clock synchronization. In this research work, the variable reset random walk filter is designed in ADPLL architecture. The complete ADPLL and size of $\frac{1}{2}$ are $\frac{1}{2}$ design is developed using Verilog HDL language and realized in Zynq 7000 all programmable
-Soc device. The resource and power dutization reports are compared with the existing
ADPLL design. In other hands the Pk-to-Pk jitter and phase errors are compared, in all PLL design. In other nands the PK-to-PK jitter and phase errors are compared, in a
cos the prepased ADDLL design ovbibits better performance compared to oviting ADD cases the proposed ADPLL design exhibits better performance compared to exiting ADPLL design. The emergence of all-digital phase-locked loop (ADPLL) filters marks a major advancement **AbstrAct** design is developed dsing verilog ribe language and realized in 29.147.000 att programmable
SoC device. The resource and power utilization reports are compared with the existing nominal Pose Tandoni Walking is used in Authority. The authority of authority of authority. The complete Author cs are proposed AD

Author e-mail: ravikumarg1308@gmail.com, dvenkatreddy_ece@mgit.ac.in, ashajntu1@ jntuh.ac.in **shikkumarbiswas13@gmail.com**

Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC, Journal of VLSI Circuits and System Vol. 6, No. 2, 2024 (pp. 1-13). How to cite this article: Ravikumar G, Venkatareddy D, Asharan M. Development of

INTRODUCTION

The emergence of all-digital phase-locked loop (ADPLL) signal processing technology.¹ ADPLL filters are carefully designed to align the phase and frequency of digital signals, ensuring accurate timing and accuracy in a wide range of applications.^{12.26,29} These filters use a digitally controlled oscillator (DCO) to change its frequency and compare it to a reference signal.³ This minimizes phase differences, improves filtering efficiency, and reduces noise in digital communications systems. These filters are vital in modern electronic equipment because they improve signal quality and reliability. A key feature of ADPLL filters is their ability to adapt to different input signals and environmental factors. These filters use digital processing methods that, unlike standard analog PLL filters, allow different parameters to be modified in real time. Due to their flexibility, they are able to maintain stable performance under various operating environments, such as temperature, voltage, and signal filters represents a major advancement in the field of

Journal of VLSI circuits and systems, , ISSN 2582-1458

wireless communications, data transmission and clock synchronization.^{23,7} strength.4 ADPLL filters provide enhanced reliability and resilience in challenging applications such as 4-BIT converter with a 1.8V supply voltage. In this work,

Additionally, ADPLL filters offer significant benefits in terms of power efficiency and integration. They may also provide superior performance and low power consumption through the use of digital signal processing methods.²² These filters are ideal for battery-operated devices and energy-efficient systems that prioritize low power usage. ADPLL filters can be easily created using standard CMOS technology, allowing smooth integration with other digital circuits on a single chip. The integration of these components reduces component count, board area occupied, and production-related expenses, making ADPLL filters an economical choice for large-scale electronic products. High-performance filters are crucial to the operation of ADPLL systems.⁶ These filters are designed to meet stringent performance criteria such as minimal phase noise, good linearity and fast settling time .²⁴

By using advanced digital signal processing methods, high-performance filters effectively reduce unwanted noise and interference while maintaining precise phase **related related works critical** in modern communications and data processing applications where maintaining signal integrity is critical. High-performance filters use advanced algorithms and precise control mechanisms to ensure clear and stable output signals, which is critical for high-speed data transmission and wireless communication situations. 27 and frequency synchronization. These components are

The impact of different filter characteristics on the design the implication into changes changes controlled the congression of ADPLL is significant. Bandwidth, me concentratory of the comparator comparator concentratory, primed increase coming time and increasing expansion affect the stability, accuracy and resilience of ADPLL anset the etals may assumely and resonance of the random the and the comparator to the theorem and hyperatories and hyperatories and hyperatories and hyperatories substitution. It is the mass has a significant impact on the speed and responsiveness of the ADPLL to track and lock onto the input signal. Narrow bandwidth filters provide and the input algorithment supply. The contribution is the process more selectivity and noise rejection, but may result in architecture, and mission is positive, who may consider in dynamic comparator.[5] High-resolution comparators have other hand, wider bandwidth. The filter provides faster better hand, these satisfactor institute measurement asset. reduced noise rejection and increased interference susceptibility. Choosing the correct bandwidth for your encopprisonly choosing the correct sundment for you.
ADPLL design is key to maintaining a balance between This paper for the highly linear, low of the higher performance requirements and system dynamics. voltage, high resolution, and low power performance of the

The phase noise characteristics of the filter have a substantial impact on the signal quality and stability of Architecture integral and can be reduced by using
of synchronization signals and can be reduced by using filters with low phase noise levels. These filters are critical to reducing signal distortion, improving signalto-noise ratio, and improving the overall performance of the system. Designers can improve signal synchronization. the system. Designers can improve signal synchronization
in ADPLL by improving filter design parameters and asing advanced noise reduction teeningues to combat • Output Stage challenging conditions. The settling time of the filter affects the rate at which the ADPLL achieves phase and frequency lock. Fast settling times are critical for fast synchronization, reduced latency, and enabling real-time data processing and smooth connections in communication systems. Additionally, filter linearity is critical to maintaining signal integrity and reducing efficiency of ADPLL systems in different signal processing ADPLL. Phase noise affects the integrity and reliability using advanced noise reduction techniques to combat distortion in ADPLL systems. Filter nonlinearity can cause signal degradation and phase and frequency alignment errors, which can affect the efficiency of the ADPLL. Therefore, maintaining good linearity of the filter is critical to ensure reliable and accurate performance in a variety of applications. Optimizing filter characteristics is crucial to improve the performance, reliability, and

tasks and applications. The organization of the paper as \overline{C} is a fundamental component in the majority of \overline{C} and the proposed ADPLL architecture explained in Section-III. The simulation results and Realization of SoC results are discussed in Section-IV. follows: The Section-II describes the Literature survey

primary distinction between OTA and traditional OPAMP is that the output of \mathcal{L} is in the form of \mathcal{L} is in the form of \mathcal{L} is in the form of current, while the form of \mathcal{L} **Literature**

Huirem Bharat Meitei et al.²⁸ describe the creation, implementation and evaluation of a true random number generator (TRNG) using an ADPLL with a finite impulse response (FIR) filter as its digital loop filter. The TRNG is used on the Artix 7 FPGA board with the Xilinx Vivado 2015.2 design suite. Using the Keiser window method and with the help of MATLAB-FDA tool, the coefficients of the 3rd order broadcast low-pass digital FIR filter were calculated. The recommended ADPLL-based TRNG design uses an XOR corrector post-processing approach to remove biases in the sequence, resulting in unbiased random number generation, with a combined throughput of 200 Mbps for both designs.

Fig. 2: Schematic of the 45nm CMOS-based output signals. The phase detection module ensures that the input and output signals match, which causes the Velamarthi Spandana et al. [10] proposed an innovative Hilbert-Huang based all-digital phase-locked loop (HH-ADPLL), with the purpose of achieving the locked state of the ADPLL. The input reference signal undergoes Hilbert-Huang transformation to extract the analytical components, resulting in rising and falling signals. After removing high-frequency components from the signal, the up/down counter generates borrow and carry signals. These signals are input to up-down counters to produce ADPLL to enter a locked state. HH-ADPLL was designed on Artix-7 FPGA and its effectiveness was confirmed by evaluating stability, phase error, power consumption, combined latency and performance improvements.¹⁶

with theoretical results. The suggested architecture has the potential for several engineering and physics Eugene Koskin et al.¹¹ explored interconnected oscillators used in generating clock signals for complex systems-onchip. The oscillators are implemented as interconnected ADPLLs that operate as asynchronous control systems. The work explores the modeling, synchronization, and stability of both individual ADPLLs and linked ones. The stability domain is shown to be universal for extensive Cartesian networks and is linked to the domain of a single ADPLL. The network achieves synchronization with the reference signal in both frequency and phase within this stable zone. Hardware verification of Cartesian networks is performed to validate their conformity

applications, including as clock generation, distributed and changes from 7.06 to 8.33 GHz when the tuning voltag computing, beamforming, and other situations where accurate time synchronization is crucial for system efficiency.

state. The design has a 15-bit Linear Feedback Shift frequency resolution, spectral quality and <mark>o</mark>
Register (LFSR) with ADPLL-based TRNG, using ring fidelity. Previous PLL designs suffered fron physical components for creating entropy sources. The intequency diamster its
new approach minimizes complexity and power usage oscillator and noise c (0.072W) by using minimum FPGA hardware resources To address these issues, n exhibits higher performance compared to traditional verifies the randomness and unpredictable nature of the power and interventies in the constant for the constant of ϵ compared to conventional TRNG systems. This design TRNGs, which might lead to the creation of more efficient, low-power, and highly dependable TRNGs. Testing on an Artrix-7 FPGA evaluation board shows favorable results. spectre. The waveform and FFT pattern of the wave are captured analysis of the output bit sequence from the design is \mathcal{L} performed using MATLAB. The NIST SP 800-22 assessment the proposed architecture for cryptographic purposes. Huirem Bharat Meitei et al.³⁰ presented an enhanced method that utilizes on-chip jitter and metastability state. The design has a 15-bit Linear Feedback Shift oscillators, flip-flops, ADPLL, 15-bit LFSR, and diverse physical components for creating entropy sources. The using a digital storage oscilloscope (DSO). Statistical TRNG bitstreams, highlighting the appropriateness of

Mohd Ziauddin Jahangir et al.¹³ discussed the creation Synthesizer-All-Digital Phase-Locked Loops designed for pow expected resonant frequency below 10 KHz. Most CMOS much higher operating frequencies. A digital PLL solution details the structure and construction of two separate sine wave DDS ADPLLs. An FPGA-based Type-1 sine wave DDS ADPLL is implemented utilizing SPI ADCs and DACs for communication. The article also explains the important design factors for implementing the suggested ADPLL hardware. The ADPLL that was put into operation exhibits perfect locking behavior at a central frequency of 7KHz. and FPGA integration of a Sine-Wave Direct Digital resonant sensing applications, namely those related to mechanical structures.14 The PLL is designed to detect changes in the resonant frequency of a mechanical structure at various spatial orientations, with an PLL ICs are not suited for this application due to their is preferred for its tremendous configurability. The paper

E. B. Priyanka et al.²⁷ aims to combine an 8-GHz voltagecontrolled oscillator (VCO) with a frequency tripler to produce a 24-GHz local oscillator. Using a recycled architecture for stacking the VCO and tripler allows for power reductions in this integration. The circuit is implemented in a 0.18 μm CMOS technology and has a chip size of 0.7 mm×0.8 mm. Experimental data shows that the frequency tuning range (FTR) of the VCO changes from 7.06 to 8.33 GHz when the tuning voltage increases from 0 to 2 V.

iciency.
Ficiency. The Speed Community of the Speed Community of the Speed Community of the Speed Community of
Phase-locked loop (PLL) using an upgraded version of <u>t Meitei</u> et al.³⁰ presented an enhanced the phase-frequency detector that includes a multi-
utilizes on-chip jitter and metastability band flexible frequency divider. This results in higher on of more efficient, approach results in reductions in transistor count, RNGs. Testing on an eedower consumption, propagation delay and overall size rs favorable results. compared to traditional static PFDs. The addition of a extear are captured forward loop voltage controlled oscillator improves the swave are captured P. (DSO). Statistical resolution of frequency and phase variation errors by because of the competition of the offset voltage values of the original process voltage, we followed a decent from the design is ensuring balanced driving force ratios in the feedforward P 800-22 assessment and feedback paths. Kalpana Kasilingam et al.¹⁵ created a more advanced the phase-frequency detector that includes a multifrequency resolution, spectral quality and output signal fidelity. Previous PLL designs suffered from significant timing jitter problems, caused by an imbalance in the frequency transfer function of the voltage-controlled oscillator and noise caused by supply voltage changes. To address these issues, new phase frequency detector (PFD) design strategies are recommended by reducing PLL lock time and reducing phase jitter. This unique

> appropriateness of Rachana Ahirwar et al.³¹ emphasized the use of Cadence ented, and the comparator in the comparator is 180nm version in the virtuoso analog design platform and SCL 180nm singles purposes. The manufacturing technology to create PLL systems. A single-**Authoris e-mail.** Authoris e-mail.com, but its beneficial properties such as small chip size, low, the size of th designed to detect simulator in the Cadence Virtuoso tool. Abdelrahman S. y of a mechanical Moustafa et al.¹⁷ introduced an automated method for ntations, with an creating and optimizing ADPLL systems. This program is simulation results for various components of the ADPLL. DLF coefficients to obtain the best lock time and phase noise performance for the ADPLL. The tool generates simulation results of ADPLL designs that match the required system requirements. and minimize, a competent offset cancellation method has ended voltage controlled oscillator was chosen because power consumption, and wide frequency range. The simulation results were confirmed through the Specter designed to determine the coefficients of a digital loop filter (DLF) using analytical noise models and phase noise Use evolutionary optimization methods to fine-tune the

> > Chia-Chen Chang et al.¹⁸ demonstrated an ADPLL with adaptive high-order filters. This ADPLL variant allows selection of the loop filter order from first to third order via IIR filter modification, helping to optimize system performance and reduce input noise. The work also examined the convergence of spurious tones toward the main tone in high-order ADPLL settings. The device was created using TSMC's 40nm GP 1P10M CMOS manufacturing technology. Ke Wu et al.¹⁹ outlined an adaptive Kalman filter (AKF) digital phase detector designed to reduce output noise in an a ADPLL. After mathematical modeling and noise source analysis, an

adaptive Kalman filter was customized for the ADPLL model and added after the phase detector to enhance the noise reduction effect. The AKF optimally adjusts **related below the controller properties** of the noise to effectively act as a filter. MATLAB simulation confirmed the accuracy and reliability of the proposed α esign. With the use of various process technology, α its parameters based on the statistical properties of the design.

Mohd Ziauddin Jahangir et al. 20 proposed a new method to ment material change of an proposed and measure to
improve the frequency resolution of digitally controlled oscillators (DCOs) without generating frequency spikes. concentrated on improving comparator sensitivity and This study introduces a new hybrid DCO architecture, this designed to increase resolution. Hybrid DCO architecture combines digital and analog control methods for to gain and analog control memories of smaller of any compare the satisfaction of the compare the satisfaction of extensive frequency modification, while analog traditional comparator to the latched and hysteresis-control inputs allow for precise frequency adjustments. Experimental evidence shows that combining a hybrid mparatorism and comparator flatter comparing a hydrographic DCO with Delta-Sigma Modulation (DSM) and an analog **Low-man Force Digitize included in a compare to the 22nm FDS** low-pass filter (LPF) can effectively improve resolution $\sum_{i=1}^{n} a_i$ and $\sum_{i=1}^{n} a_i$ and $\sum_{i=1}^{n} a_i$ and $\sum_{i=1}^{n} a_i$ are setting spectral spikes. Two hybrid digitally minced calcing epocator. procedure in system eigening
controlled ring oscillators (DCROs) were created using some one and securities (senset measurement and their a cancellation technique in pressure involvements. cycle jitter performance was analyzed.

Proposed Model This paper for the highly linear, low offset on the highly linear, low offset on the highly linear, low of set

The main goal of the research is to design ADPLL which achieves a digital lock phase, based on a low-frequency clock source, which produces high-frequency clocks, and **ArchItecture of compArAtor** output phase locking, accounting for 1:1. The design is based on the Verilog code. The first stage achieves a digital lock link to achieve the effect of output locking, and the second stage carries out multi-frequency realization. The proposed ADPLL block diagram is depicted in Figure 1. achieves the expected effect of high-frequency clock

Figure 1 shows the structure of an ADPLL with modified Filter Block. It is mainly composed of 4 parts: digital

phase detector (DPD), digital loop filter (DLF), Phase Controller, and requericy divider. ADFLL is a circuit structure that controls the system through phase feedback. The phase error signal between the input signal and the local clock output signal is sent to the local clock output signal is sent to the digital loop filter, and the relative error is smoothed and \overline{T} filtered to generate control signals carry and row. The digital oscillator adjusts the feedback according to the control signal. The phase of the output signalgradually locking. Controller, and frequency divider. ADPLL is a circuit tracks the phase of the input signal , and finally reaches

Our target is a small change of ∆VGS as if we get a sharp we get a sharp we get a sharp we get a sharp we get **Phase Detector**

In an ADPLL, the phase detector is a key component responsible for measuring the phase difference between the input signal and the feedback signal and generating a corresponding error signal, which is then used to adjust the DCO to reduce the phase difference between the input signal and the output signal to achieve phase locking. Phase detectors can be implemented in a number of different ways, the most common of which include XOR gate-based phase detectors and edge-triggered based phase detectors. The XOR gate phase detector generates an error signal by comparing the phase difference between the input signal and the feedback signal. When the two signals are completely synchronized, the output is zero; when there is a phase difference, the duty cycle of the output signal will reflect this phase difference. The edge-triggered phase detector is triggered when the rising edge or falling edge of the input signal or feedback signal occurs, and generates the corresponding control signal.

In ADPLL design, the performance of the phase detector has a direct impact on the overall performance of the system. A high-performance phase detector should be able to accurately measure small phase differences and maintain stable output under different operating conditions. In addition, in order to reduce the impact

of noise, the phase detector usually needs to be used
Filter module. The sub-module of Random Walk Filter is to the UP end, the counter is counted upward to have high accuracy and stability, but also needs to the UP end, the counter is counted upward to the DN end reflux account the implementation complexity and

power consumption. With the development of integrated

exceeding the lag reaches the counting cap complex phase detection algorithms, allowing ADPLL to the state of be used in a wide range of application fields, such as the *n*end, and the evant Synchronization, etc., providing high-performance solu-
***** tions. gain, in conjunction with a DLF, which can smooth the output of the phase detector, thereby improving the stability and anti-interference ability of the system. In practical applications, the phase detector of ADPLL not only needs take into account the implementation complexity and circuit technology, FPGA-based ADPLL design provides powerful flexibility and computing power to implement wireless communications and high-precision clocks.²⁴

Digital Loop Filter

ratio environments or when facing rapidly changing be reduced. frequency conditions. This filter responds to random recording in the input signal by cynamically dejecting
its parameters, thereby improving the phase tracking function of the variable reset random walk filter module ^{noise} adjustment capability allows the filter to effectively in the input signal while maintaining a locked state. The proposed variable reset random walk filter is depicted
in Figure 2 \ldots signals, basically and input analog signal with a reference signal, \ldots In this research work, a variable reset random walk filter reset random walk filter module is an advanced digital loop filter design designed to optimize the performance بومب بعد بن بن *مب*
بن بن بن of phase locked loops, especially in low signal-to-noise fluctuations in the input signal by dynamically adjusting is designed as a loop filter module. In ADPLL, the variable capability and system stability of ADPLL. The core is to not only generate a correction signal to adjust the output of the DCO when a phase difference is detected, but also to dynamically adjust the filter response based on changes in the input signal characteristic. This dynamic suppress frequency jitter caused by random fluctuations in Figure 2.

d anti-interference ability of the system. In practical body of the random wandering sequence filter is a
plications, the phase detector of ADPLL not only needs reversible counter. When there is a forward pulse loser pulse or pushed back pulse. Under these two pulses, the circuit gradually enters the locking state. When the loop enters a locked state, the ultra-front or lag t random walk filter pulses caused by noise are random, and the probability ADPLL, the variable of occurrence is basically equal, and there will not be an advanced digital and one of the offset voltage and a decent vince be an advanced digital and many consecutive ultra-front or lagging pulses, so their an developed to great the circuit of design to design the circuits. The circuit voltage is reduced to 250.000 ze the performance of difference reaches the counting capacity *N*. Very small, low signal to noise so that the interference effect of noise on the loop can Variable Reset Random Walk Filter Module is a circular filter module. The sub-module of Random Walk Filter is realizing Random wandering sequence filter. The main body of the random wandering sequence filter is a to the *UP* end, the counter is counted upwards, and when there is a lag pulse input to the *DN* end, the counter is counted down. If the number of advanced pulses exceeding the lag reaches the counting capacity *N*, an early pulse is exported at the end of *+N*, and the counter is reset. Conversely, a post-push pulse is exported at the *-N* end, and the counter is reset. Before the circuit is locked, the phasing device continuously exports the forward or lagging pulse. After the upper counter or lower counter reaches the full state, it exports the early be reduced.

> namically adjusting The Proposed filter can automatically adjust its internal AUPLL. The core. Commuting of the interty according to the stablity and applied to different erence is detected changes, the filter can quickly adjust its output, reduce er response based on bhase tracking delays, and quickly return to the locked ristic. This dynamic state. By optimizing the filter design, the jitter of the stability of the system can be improved. parameters, such as the bandwidth and damping coefficient of the filter, according to the stability and operating conditions. When faced with rapid frequency phase-locked loop output frequency caused by input signal noise can be significantly reduced and the overall

The variable reset random walk filter module has significant advantages in processing low signal-to-noise ratio signals or in highly dynamic environments, ensuring that the ADPLL system maintains high-performance operation under complex conditions. This makes this module particularly important in applications such as wireless communications, satellite navigation, and high-precision clock synchronization,² where system performance relies heavily on high stability and fast response phase-locked loop designs.^{5,9} The variable reset random walk filter module provides ADPLL designs with an effective solution to challenges caused by input signal uncertainty. Through its dynamically adjusted and optimized filtering capabilities, it not only improves the robustness of the system, but also enhances the performance of the phase-locked loop, enabling it to **EXALGETS MOST MODE THAT MOST MOST MOST ALSO EXAMPLE THAT ALSO EXAMPLE THAT ADDITE** play a key role in a wider range of application scenarios.

As digital phase locking technology continues to advance, the design and application of this filter module will continue to be optimized and expanded to meet higher **relAted work** performance requirements in the future.

over decades, the decades of a comparator has been comparator has been comparator has been comparator has been **Phase Controller**

In the ADPLL system, the phase controller is responsible for adjusting the DCO according to the error signal provided by the phase detector to achieve phase synchronization of the input signal and the output signal. Its main purpose is to reduce or eliminate the phase error between the input signal and the feedback signal by adjusting the control word of the DCO, thereby achieving stable phase locking. The working principle of the phase controller is based on the phase error signal, which is generated by the phase detector and reflects the phase deviation of the current feedback signal relative to the input reference signal. The phase controller dynamically adjusts the frequency and phase output of the DCO based on this phase error signal, so that the output signal of the phase-locked loop can track the phase change of the input signal.

In ADPLL design, the design of the phase controller is crucial because it directly affects the locking time, stability, and frequency and phase tracking accuracy of the system. To optimize these performance metrics, phase controllers are often used in conjunction with loop filters, which smooth the control signal and reduce cope with different operating conditions and application requirements, the phase controller may need to support different control strategies, such as linear control, nonlinear control, or look-up table-based control.
. In some high-performance ADPLL designs, the phase controller may also implement more complex control control, to further improve the dynamic performance and stability of the system. With the development of Up to the OTA, the stage amplification of analog input modern integrated circuit technology, ADPLL design based on FPGA or ASIC provides a powerful platform for efficient and flexible phase control, enabling ADPLL to meet a variety of application scenarios including wireless communications, precise clock synchronization, and signal modulation. need. Therefore, the design and noise-induced frequency and phase jitter. In addition, to algorithms, such as proportional-integral-derivative (PID) implementation of the phase controller is a key link in the design of the ADPLL system, which is of great significance to ensuring the overall performance and reliability of the system.

3.4 Frequency Divider

divider is to divide the high-frequency signal generated In the ADPLL system, the function of the frequency

by the DCO so that it can be compared with the input signal or a reference signal called phase comparison. The frequency divider directly affects the performance of the ADPLL system, including the operating frequency range, phase noise characteristics and locking accuracy of the phase-locked loop. The frequency divider implements the frequency division function by counting the input signal. In ADPLL, the frequency divider is usually placed between the DCO and the phase detector. By properly frequency of the signal output by the frequency divider is reduced so that the frequency of the output signal becomes an integer fraction of the original signal. In this way, even if the frequency of the DCO is higher, a lower frequency signal can be obtained after frequency division to match the frequency of the reference signal allocating the period of the DCO output signal, the for phase comparison.

controlling the frequency division ratio, the frequency response of the phase-locked loop can be effectively In ADPLL design, different types of frequency dividers can be used according to application requirements, including fixed frequency dividers and programmable frequency dividers. The frequency division ratio of the fixed frequency divider is fixed and is suitable for scenarios where the output frequency requirement is relatively stable. The programmable frequency divider provides higher flexibility and can dynamically adjust the frequency division ratio according to actual needs to adapt to a wider frequency range and different application scenarios. In the ADPLL system, the frequency divider is not only used to down-convert the DCO's high-frequency signal for effective phase comparison with the lowfrequency reference signal, but also affects the phase locking range and accuracy of the system. By precisely adjusted to achieve precise frequency locking and stable phase synchronization.

Experimental Results

This section describes the Experimental results of Proposed ADPLL with help of simulation waveforms. The structure of the proposed ADPLL is divided into four modules, Top-level module which configure all submodules and the sub modules are Phase comparator, Variable Reset Random Walk Filter and Frequency divider. The system works synchronously under a unified system clock. The Schematic of Proposed ADLL is depicted in Figure 3.

of the entire system. Phase comparator/ detector is used as phase identifier module, first use the '*D*' trigger The Top module, which is responsible for combining the various sub-modules and declaring the signal interface

to synchronize the input signal into the system's clock module, the number of clock cycles for multi-frequence Included in 5 and the effective direction of Bodifferment and the simulation waveform of the proposed ABI
signals is a system clock cycle. The simulation result of in Figure 6. domain; second, the statistical input signal cycle is used to generate oscillating signals; third, the input signal is compared with the feedback signal, The feedback signal is ahead of the input signal and the Lead is high level, on the contrary, Lag is placed as high level when the feedback signal lags, and the effective duration of both Phase comparator is depicted in Figure 4.

Ishe Bistrict Countries of the community and the input signal in imputers in properties. is, a random delay is added to the simulation, which is indicator output, respect **KEYWORDS:** set to 3287ns. The random delay can be seen in Figure 5. The system clock is set to 50MHz, and the input signal

AbstrAct comparator, input signals calculated by the above phase detector and supply and comparator of supply of the comparator of The main function is to divide the frequency based on the system clock. The system clock depends on the FPGA hardware model, which generally requires a higher system clock. Based on the number of clock cycles for

I.8. Impared with the feedback signal, The feedback signal signal generated at the beginning is not synchronized
Thead of the input signal and the Lead is high level, with the input signal, and it is processed by the phasi ry, Lag is placed as high level when the device to gradually reach the synchronous locking state.
al lags and the effective duration of both The simulation waveform of the proposed ADPLL is shown module, the number of clock cycles for multi-frequency signals is calculated to produce synchronous oscillation signals. Due to the delay of the system, the oscillating with the input signal, and it is processed by the phasing The simulation waveform of the proposed ADPLL is shown in Figure 6.

> Intequently based on a locks the high-power peacetime loop. As can be seen
ck depends on the th depends on the from the simulation waveform graph, the locking time the comparator is a straight on 45 and σ $\frac{1}{2}$ is 152300ns, minus the input delay of 3287ns added at non-matrix is 152300ns, minus the input delay of 3287ns added at or clock cycles for the beginning, and the actual locking time is 149013ns, In Figure 6, MainClock is the system clock, SignalIn is the input signal, SignalOut is the output signal, and Lead and Lag are the phase leading and lag signals of the phase indicator output, respectively. Positive and Negative correspond to the above two The signal is exported after the circular filter. Lock is an output lock signal, which

Fig. 3: Schematic of Proposed ADPLL

or 149μs. After the locking, the output and the input signal are the same frequency. By changing the Divider parameter in the top file, Divider Multiple can modify the frequency and even frequency. As shown in the Figure 7 and 8, they are based on the 500KHz input signal to produce 4 times and 20 times. multiplier of the chain output, which can achieve odd

several researchers have produced a variety of acceptable From Figure 7 and 8, it is evident that this design implements a full-digital lock-in loop that can produce high-frequency clocks based on low-frequency clock sources, and achieves the expected effect of highfrequency clock output phase locking and accounting

for 1:1. Through this design, the lock-in loop can be athered on the real platform, to this the unknown lower-frequency input signal, and generating any multi-
Support of the contribution of It is equal to produce the conventional to conventional operational operation the system clock frequency) output signal. The proposed
 $\frac{1}{2}$ ADPLL is realized in Zynq-7000 All programmable
CoC derives he selected with the manner of LPPH Soc device. In order to reduze the proposed ABTLE, the Verilog source code is synthesized and Netlist is are veritog source code is synthesized and retust is
generated in the Xilinx Vivado tool. The results obtained generated in the Annix Vivado cool. The results from SoC device is shown in Figure 9 and 10. achieved on the FPGA platform, locking the unknown frequency (frequency of the same frequency is lower than SoC device. In order to realize the proposed ADPLL,

The results of Zynq SoC device is observed in Integrated Logic Analyzer (ILA) core. The Figure 9 represents the

Fig. 5: The simulation waveform of Signal Start condition

by the phase comparator and the output clock signal is This Figure 11 shows the resource utilization of
move shift left or right based on the output of the phase proposed ADPLL design after synthesi lag signal is asserted which indicates the phase of Output clock signal is lag when compared to Reference clock signal. The lead and lag signal assertion is done move shift left or right based on the output of the phase comparator. The Figure 10 indicates the locking status of the Reference clock and Output clock signals. The

lag signal is asserted which indicates the phase of corresponding Output and Reference clocks configuration parameters and jitter metrics are reporting in Table 1.

> he Figure 10 indicates the locking status and implementation (Post-Implementation). The figure
nce clock and Qutput clock signals. The 11 lists several different types of FPGA resources and This Figure 11 shows the resource utilization of a proposed ADPLL design after synthesis (Post-Synthesis) and implementation (Post-Implementation). The figure

Hotion Decult of ADDI I with Divider novemeter 1. Fig. 7: Simulation Result of ADPLL with Divider parameter=4.

Name	Value	المتحالف	$ 20,000 $ ns		$ 30,000 $ ns		$ 40,000 $ ns				$ 50,000 \text{ ns} $
U MainClock											
U Signalln											
18 SynchronsSigna	1										
18 SignalOut											
18 Lead	0										
18 Lag	0										
18 Positive	0										
18 Negative	0										
18 InputSignalEdge	1										
18 OutputSignalEdge	1										
過 Lock											
> ₩ PeriodCount[7:0]	32								32		
> ^W DividerMlue[7:0]	02								02		
W SignalStart	0										

Fig. 8: Simulation Result of ADPLL with Divider parameter=20.

G.Ravikumar, et al. : Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC

File Edit Flow Tools Reports	Help Q- Quick Access Window Layout View	write_bitstream Complete
■ ヘ ^ 目 助 × ▶ 排 幸 Σ ※ ※ ※	Dashboard	E Default Layout \checkmark
$\frac{1}{2}$ $\frac{1}{2}$ Flow Navigator	HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210248AA5A16	\mathcal{P}
1 Set Up Debug	$?$ $ \Box$ \Box \times dpll.v \times hw ila 1 \times Hardware	201
© Report Timing Summary	\tilde{z} $Q_{\rm c}$ \gg \rightarrow ۰ ≐	
Report Clock Networks	Waveform - hw ila 1	$? - P \times$
Report Clock Interaction	Name Status \bullet \blacktriangleright \gg \blacksquare \bullet α $+$ \sim	Q X T H H + +
Report Methodology	\vee (0 xc7z020_1(2) Programme ILA Status: Idle II XADC (System Monitor)	
Report DRC	Dashboard Option Value Name it hw_ila_1 (u_ila_0) O Idle 50,000	100,000
Report Utilization	ϵ and ϵ 6 Lag_OBUF 0	
K Report Power	16 Lead_OBUF 0 $?$ $ \Box$ \Box \times ILA Core Properties	
h Schematic	Lock OBUF 0	
	٠ \Rightarrow $\frac{1}{2}$ hw ila 1	
V IMPLEMENTATION	hw_ila_1 Name:	
Run Implementation	Cell: u_ila_0	
> Open Implemented Design	@ xc7z020_1 Updated at: 2024-Mar-29 00:01:39 Device:	
	. > 11 General Properties	
\vee PROGRAM AND DEBUG		
Ill Generate Bitstream	Serial I/O Scans \times Messages Serial I/O Links Tcl Console	$?$ $ \Box$ \Box
\vee Open Hardware Manager	÷ Ω 画	
Open Target	\bigcirc INFO: [Labtools 27-1966] The ILA core 'hw ila l' triggered at 2024-Mar-29 00:01:39	\sim
Program Device		
Add Configuration Memory De	Type a Tcl command here	

Fig. 9: The Lag Signal Asserted in ILA core.

Fig. 10: The Lock signal is Asserted in ILA core ADC. The total performance of the ADC is determined by

their usage percentages. LUT (look-up table): The entification rate area synthesis is one this is the main the FPGA. A utilization rate of 3% indicates that only a small part of the logic resources in the design are used. LUTRAM (Lookup Table Random Access Memory): The combined utilization rate is 1%. LUTRAM is a LUT that can be used as RAM. A utilization rate of 1% means that the use of such storage resources is also very low. FF (flip-flop): The utilization rate after synthesis is 2%. The combined utilization rate is 6%, indicating that the utilization rate after synthesis is 3%. This is the main Flip-flops are used to store bit information and form the basis of sequential logic. A utilization rate of 2% means less timing resources are occupied. BRAM (Block Random Access Memory): The combined utilization rate is 11%. BRAM is usually used to achieve greater data storage requirements. The 11% utilization rate indicates a certain amount of data storage requirements. IO (input/output):

smaller offset voltage. Satyabrata et al.[3] compare the

signals or other global signals. The 6% utilization rate indicates that these signals have a certain distribution design uses some IO resources, but not all are occupied. BUFG (global buffer): The comprehensive utilization rate is 6%. The global buffer is usually used to distribute clock

Fig. 11. Resource Utilization Report

but have not reached resource saturation. This resource utilization report is often used to evaluate whether a design effectively utilizes the FPGA's resources.

Power: 11.4 mW, this refers to the total power consumed and demand for memory resources. coponunity to $\frac{1}{2}$ operating temperature. Effective JA: 11.5°C/W, which _{of} chip is relatively low and the junction temperature is The Figure 12 shows power utilization report indicates Received xxxxxxxxxxxx the power consumption of a SoC device. Total On-Chip ---
.. Margin: 58.7 degrees Celsius (corresponding to 4.9 when the chip is running. Junction Temperature: 26.3 degrees Celsius, the temperature inside the chip. Thermal watts), indicating the additional temperature rise that the chip can withstand without exceeding the maximum is the temperature increase caused by each watt of power under normal working conditions of the chip. The report shows that the total power consumption of the controlled within a safe range.

When comparing the existing ADPLL with the proposed improvements can be observed. First, the total number of slices is reduced from 4310 in the existing ADPLL to 137 in the proposed ADPLL, which shows that the new design greatly reduces the usage of hardware resources. Similarly, the number of slice lookup tables (LUTs) is also ADPLL design, a series of significant performance

Total On-Chip Power:	$11.4m$ W
Junction Temperature:	$26.3 \text{ }^{\circ}\text{C}$
Thermal Margin:	58.7 ℃ (4.9 W)
Effective 3JA:	11.5 °C/W
Power supplied to off-chip devices: 0 W	
Confidence level:	l ow

Fig. 12: The Power Resource Utilization Report

The design of a comparator with low power presents the design of a comparator with low power, low pow registers in the existing ADPLL is also significantly reduced.
ation. This resource ation. This resource from 13,970 to 85 in the proposed ADPLL. This change. Evaluate whether a comparator also shows the effectiveness of the proposed solution in resources. Simplifying hardware design. Regarding the use of block on report indicates RAMs (Block RAMs), the proposed ADPLL design reduces approach to design the circuit to design the contraction of their number to zero, therefore, further reducing vice. Total On-Chip their number to zero, thereby further reducing the reduced from 13772 to 137, further proving the advantages of the proposed design in terms of resource utilization efficiency. In terms of slice registers, the number of demand for memory resources.

Temperature: 26.3 in torms of power consumption, the proposed $\Delta \Gamma$ Imperature: 2013 The area of power consumption, the proposed ADPLL
de the chip. Thermal active comp. incrimate only requires 11.4 milliwatts, which significantly eding the maximum applications that require low-power operation. In terms u by each watt of the proposed ADPLL performs better in jitter control, ons or the Chip. The comparator reducing it from the existing 128.65 picoseconds to consumption of the 86.824 picoseconds. The phase error also improved the effectiveness of the new design in improving signal ADPLL design exhibits significant improvements in multiple aspects such as hardware resource utilization, power consumption, jitter control, and phase accuracy. These advantages make it ideal for many high-precision and low-power applications. reduces energy consumption compared to the existing ADPLL's 28 milliwatts, which is particularly important for of peak-to-peak jitter (Pk-to-Pk Jitter) performance, from 132.943 picoseconds of the existing ADPLL to 87.466 picoseconds of the proposed ADPLL, showing accuracy and system stability. In summary, the proposed

S.No	Parameter	Existing ADPLL [21]	Proposed ADPLL		
	Total Slices	4310	137		
	Slice LUTs	13772	137		
	Slice Registers	13970	85		
4	Block RAMs	10			
	Power Consumption	28mW	11.4mW		
6	Pk-to-Pk Jitter (ps)	128.65	86.824		
	Phase Error (ps)	132.943	87.466		

power consumption. They also aim for a reduced noise level and **Table 2: The Performance Comparison Results**

CONCLUSION

A synthesized filter center loop filter design is studied and developed for ADPLL architecture in SoC. By analyzing the impact of different filter characteristics, the study noise, settling time and linearity on ADPLL performance. In order to optimize the performance index, a variable reset random walk filter is proposed, and its role and advantages in the ADPLL system are described in detail. The design of the phase controller and frequency divider is also considered to be a key factor affecting the system locking time, stability and frequency tracking accuracy. Experimental results demonstrate the effectiveness and superiority of the proposed ADPLL design, especially in terms of hardware resource utilization, power consumption, phase jitter control, and phase accuracy. Therefore, this research provides a high-performance, low-power solution for ADPLL systems, especially suitable for demanding communication and synchronization applications. As digital phase locking technology continues to advance, it is expected that the design and application of this filter module will continue to be optimized and expanded to meet future higher performance needs. Consequently, it was suggested to build a dynamic highlighted the significant impact of bandwidth, phase

REFERENCES

- This paper focused on the highly linear, low offset voltage, high resolution, and low power performance of the [1] Bhattacharyya, Sabyasachi, Aradhana Misra, and Kandarpa Runian Jarma. Dr LLS in Wiletess communication. Current
state and trends—a literature survey." *Journal of The Insti*designed that can be used with flash ADC. *tution of Engineers (India): Series B* 100 (2019): 627-647. Kumar Sarma. "DPLLs in wireless communication: current
- **ArchItecture of compArAtor** [2] Tu, Z., Zhou, H., Li, K., & Li, G. (2019). DCTG: Degree Con-The comparator circuit is the essential element of every fined Satellite Network. *Journal of Internet Services and Information Security, 9(4), 49-58.* strained Topology Generation Algorithm for Software-de-
- [3] Lo, Yu-Lung, Hsi-Hua Wang, Yu-Hsin Li, Fang-Yu Fan, Chun-1 depicts the block diagram of the proposed comparator. Yen Yu, and Jen-Chieh Liu. "A low-jitter all-digital PLL with high-linearity DCO." Microsystem Technologies 27 (2021): 1347-1357.
- [4] Abdelatty, Omar, Xing Chen, Abdullah Alghaihab, and Datra-Low Power Radio Design." Journal of Sensor and Actuator Networks 10, no. 2 (2021): 31. vid Wentzloff. "Bluetooth Communication Leveraging Ul-
- [5] Shaik, S. (2020). A coplanar wave guide fed compact antenna for navigational applications. *National Journal of* Antennas and Propagation (NJAP), 2(1), 7-12.
- [6] Ambikapathy, A., Deepak Kumar, Kshitij Bhatnagar, Aman Srivastava, Abu Bakar, and Gajendra Singh. "Identification of Suitable PLL Technique for Grid-Connected PV System." In *Advances in Power Systems and Energy Management: Select Proceedings of ETAEERE 2020*, pp. 343-352. Springer Singapore, 2021.
- Wireless Networks Across Various Topologies, Including [7] Ram, A., & Chakraborty, S. K. (2024). Analysis of Software-Defined Networking (SDN) Performance in Wired and

Single, Linear, and Tree Structures. *Indian Journal of Information Sources and Services*, *14*(1), 39–50.

- $\sum_{i=1}^{n}$ fundamental component in the majority of $\sum_{i=1}^{n}$ is a fundamental component in the majority of $\sum_{i=1}^{n}$ [8] Chen, Xing, and David D. Wentzloff. "Design Consider-
Linear of Francesco Madelated Utterlay Press, Transmit It is essentially identical to conventional operational ter." In *Handbook of Biochips: Integrated Circuits and Sys*amplifiers in which differential inputs are present. The *tems for Biology and Medicine*, pp. 815-844. New York, NY: ρ Springer New York, 2022. ations of Frequency Modulated Ultralow Power Transmit-
- [9] Cho, W., Park, Y., Sur, C., & Rhee, K.H. (2013). An Improved Privacy-Preserving Navigation Protocol in {VANET} s. Journal of Wireless Mobile Networks, Ubiquitous Computing, and Dependable Applications, 4(4), 80-92.
- [10] Spandana, Velamarthi, and Chandra Sekhar Paidimarry. Locked Loop Using FPGA." "A Novel Design of Hilbert Huang Based All Digital Phase
- [11] Koskin, Eugene, Pierre Bisiaux, Dimitri Galayko, and Elena Blokhina. "All digital phase-locked loop networks for clock generation and distribution: Network stability, convergence and performance." *IEEE Transactions on Circuits and Systems I: Regular Papers* 68, no. 1 (2020): 406-415.
- [12] Yağız, E., Ozyilmaz, G., & Ozyilmaz, A. T. (2022). Optimization of graphite-mineral oil ratio with response surface methodology in glucose oxidase-based carbon paste electrode design. Natural and Engineering Sciences, 7(1), 22-33.
- [13] Jahangir, Mohd Ziauddin, P. Chandra Sekhar, Md Sikander, and J. Vamshi Krishna. "Design and Implementation of FPGA based DDS-ADPLL for Resonant Frequency Tracking in Sensors." In *2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)*, pp. 1-6. IEEE, 2022.
- [14] Bašić, Z. (2018). Analysis of the Application of Roadway Constructions in the Local Network Roads. Archives for Technical Sciences, 2(19), 29–34.
- Jeswinde Nuagah, and Piyush Kumar Shukla. "Design of a high-performance advanced phase locked loop with high [15] Kasilingam, Kalpana, Paulchamy Balaiyah, Stephen stability external loop filter." *IET Circuits, Devices & Systems* 17, no. 1 (2023): 1-12.
- [16] Charabi, Y., & Farhani, S. (2023). FPGA Application: Realization of IIR filter based Architecture. Journal of VLSI Circuits and Systems, 5(2), 29-35.
- [17] Moustafa, Abdelrahman S., Hesham Omran, and Khaled Sharaf. "Automatic all-digital phase-locked loop system design and optimization tool." In *2020 15th International Conference on Computer Engineering and Systems (ICCES)*, pp. 1-6. IEEE, 2020.
- [18] Chang, Chia-Chen, Yu-Tung Chin, Hossameldin A. Ibrahim, Kang Yu Chang, and Shyh-Jye Jou. "A Low-Jitter ADPLL with Adaptive High-Order Loop Filter and Fine Grain Varactor Based DCO." In *2021 IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1-5. IEEE, 2021.
- digital phase-locked loop." In 2021 IEEE MTT-S International Wireless Symposium (IWS), pp. 1-3. IEEE, 2021. [19] Wu, Ke, Chenyue Shi, Yuchen Li, and Changzhan Gu. "An adaptive Kalman filter based digital phase detector for all
- [20] Jahangir, Mohd Ziauddin, and Paidimarry Chandra Sekhar. The tal phase-locked loop chips for a 60-GHz MIMO transmitte "Design of novel hybrid-digitally controlled oscillator for ADPLL." *Memories-Materials, Devices, Circuits and Systems* 4 (2023): 100052.
- t*ems* 4 (2023): 100052.
I] Radhapuram, Saichandrateja, Takuya Yoshihara, and [27] Kangbin, Y. (2010). Guest Editorial: Advances in Trust Man-Toshimasa Matsuoka. "Design and emulation of all-digital agement. Journal of Wireless Mobile Netword (The Scho
Thase-locked loop on FPGA." Electronics 8, no. 11 (2019): Computing, and Dependable Applications, [21] Radhapuram, Saichandrateja, Takuya Yoshihara, and phase-locked loop on FPGA." *Electronics* 8, no. 11 (2019): 1307.
- tor-based ADPLL and 4\$\times \$ frequency edge combin-
Nerve Stimulator Device **KEYWORDS:** er." *IEEE Journal of Solid-State Circuits* 54, no. 5 (2019): comparator, 1339-1350. [22] Chen, Xing, Jacob Breiholz, Farah B. Yahya, Christopher J. Lukas, Hun-Seok Kim, Benton H. Calhoun, and David D. Wentzloff. "Analysis and design of an ultra-low-power bluetooth low-energy transmitter with ring oscilla-
- [23] Surender, S., Venkatachalam, K., & Gowrishankar, V. (2017). 6-bit, 180nm Digital to Analog Converter (DAC) Using Tanner EDA Tool for Low Power Applications. International Journal of Communication and Computer Technologies (IJCCTS), 5(2), 82-88.
- [24] Radhapuram, Saichandrateja, Takuya Yoshihara, and Toshimasa Matsuoka. "Design and emulation of all-digital phase-locked loop on FPGA." *Electronics* 8, no. 11 (2019): $1307.$
- ing-based Lifetime Extension of Wireless Sensor Network 2022 . Nodes. Journal of Internet Services and Information Secu-[25] Kang, J., Kim, J., & Sohn, M. M. (2019). Supervised learn*rity*, *9*(4), 59-67.
- **shikkumarbiswas13@gmail.com** Staszewski. "Synchronization-phase alignment of all-digi-[26] Salarpour, Mahdi, Forouhar Farzaneh, and Robert Bogdan

tal phase-locked loop chips for a 60-GHz MIMO transmitter and evaluation of phase noise effects." *IEEE Transactions on Microwave Theory and Techniques* 67, no. 7 (2019): 3187-3199.

- agement. Journal of Wireless Mobile Networks, Ubiquitous Computing, and Dependable Applications, 1(4), 1-2.
- Implemented in 45 of the University of the University of the University of the University of Tensors of Tensor
Ing Jacob Breibolz, Earah B. Yahya, Christopher, tions of TBNG architecture using ADPLL based on FIR filter tions of TRNG architecture using ADPLL based on FIR filter as a loop filter." *SN Applied Sciences* 4, no. 4 (2022): 96.
	- **Ishrat Z. Mukti1, Ebadur R. Khan2. Koushik K. Biswas3** [29] Gökhan, N. U. R., BARIŞ, B. N., Levent, B., SAZAKLIOĞLU, B. S., & Elvan, A. K. (2023). BUSER Transcutaneous Electric Nerve Stimulator Device Design. *Natural and Engineering Sciences*, *8*(1), 18-30.
		- This paper presents the design of a comparator with low power, low offset voltage, True Random Number Generator Architecture Using 15-Bit g Converter (DAC) US⁻ EFSR and ADPLL." In *International Conference on Science,* $\frac{1}{\sqrt{2}}$ Applications Interna-
Technology and Engineering, pp. 275-288. Singapore: d Computer Technolo- Springer Nature Singapore, 2023. [30] Meitei, Huirem Bharat, and Manoj Kumar. "FPGA-Based
		- [31] Ahirwar, Rachana, Hemant Kumar Shankhwar, Gaurav uya Yoshihara, and Internation. To compete voltage voltage and a decent voltage voltage. "De-
Kaushal, Manisha Pattanaik, and Pankaj Srivastava. "De-Addition to design the original transmission reduced to 250. In the original transmission of all the original transmission T of an algebra comparator is such a sign filter comparator that a unity gain bandwidth of $\frac{1}{2}$ and $\$ prics 8, no. 11 (2019): **CO** for High Speed Applications." In 2022 IEEE Conference on Interdisciplinary Approaches in Technology and 19). Supervised learn- *Management for Social Innovation (IATMSI)*, pp. 1-6. IEEE, 2022.
		- hanced digital synthesized phase locked loop with high [32] Priyanka, E. B., S. Thangavel, and V. G. Pratheep. "Enfrequency compensation and clock generation." *Sensing and Imaging* 21 (2020): 1-12.