

# Thermometer Coding-Based Application-Specific Efficient Mod Adder for Residue Number Systems nt Mod Adder for Residue Number Sys It was not have not hested in 411150 system

Implemented in 45nm CMOS Technology **1,2K. Vijaya Vardhan,3 Sarada Musala**

<sup>3</sup>Department of ECE,Vignan's Foundation for Science, Technology and Research, Guntur, Andhra Pradesh, India 522213 *1 Department of ECE, Vignan's Foundation for Science, Technology and Research, Guntur, Andhra Pradesh, India 522213* <sup>2</sup>Department of ECE, Vignan's LARA Institute of Technology & Science, Guntur, Andhra Pradesh, India522213

*1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh*

..<u>.</u>........<br>RNS, TCR, Modular Adder, rorward and r orward and<br>Reverse Converters. **KEYWORDS: KEYWORDS:**  Forward and  $\frac{1}{2}$ 

**ARTICLE HISTORY: ARTICLE HISTORY: ARTICLE HISTORY:**  admitted : 13.11.2021<br>Revised : 12.01.2023  $Accepted : 26.11.2024$ ANTICLE HISTONT.<br>Submitted : 15.11.2021

# Abstract

.<br>The interest of researchers in the implementation of power-efficient digital circuits has drastically increased in the last few decades. The reason for this is that most of the applications like Embedded Systems, Communications, Digital Signal Processing, etc., are battery-operated and in some applications, it is impossible to give a conventional power supply connection. In recent years, a substitution for the conventional number system is the Residue Number System (RNS). RNS systems are efficient in terms of power, area, speed, etc. The power consumption of the circuit depends on several factors, one factor is how fast the circuit can perform the operations. In most digital applications adders play a crucial role. A novel mod adder based on Thermometer coding has been proposed, which yields superior results in comparison to the current state-of-the-art methods. The suggested addition process was designed by using thermometer coding. The proposed adder was simulated by using the NC launch tool in the Cadence.

 $\mathbf{S}$  such and post-layout simulations in various process, voltage, and temperature process, voltage, and temperature  $\mathbf{S}$ A<mark>uthor e-mail:</mark> kvvardhan405@gmail.com,Sarada.marasu@gmail.com

**Specific Efficient Mod Adder for Residue Number Systems, Journal of VLSI Circuits and Specific Efficient Mod Adder for Residue Number Systems, Journal of VLSI Circuits and System Vol. 6, No. 2, 2024 (pp. 122-129). How to cite the cite this article: Mukhan ER, Biswas KKA. 1.8-V Low Power, High-Res-**How to cite this article: Vardhan VK, Musala S. Thermometer Coding-Based Application-

https://doi.org/10.31838/jvcs/06.02.14

### **Introduction**

medern cermology Emilting energy emerging is number systems, efficient embedded systems (ES) have recently been created, and their performance  $s_{\text{tot}}$  been emighted. Applications such as bignal mas Signal Processing (DSP),<sup>[4]</sup> Cryptography,<sup>[5]</sup> and Residue Number System (RNS)<sup>[6]</sup> are employed to perform highspeed, fault-tolerant, and low-power calculations. Add and multiply are commonly used in the majority of  $\mu$  consumption. They are also also also also also also reduced noise  $\mu$ forward and reverse conversions.<sup>[2]</sup>. The conventional data is converted into residue data this process is called  $\overline{a}$ comparator we should compare using the suggest of the comparator which can be convenied into conventional data is called Reverse conversion. The second one is more difficult than the first conversion. Modern technology Enhancing energy efficiency is of Things.[3] With the use of arithmetic and conventional **IntroductIon** has been enhanced.<sup>[2]</sup> Applications such as Digital RNS operations, such as add, subtract, divide, scaling, Forward Conversion. Similarly, residue data is converted

The unary coding, in which the size of the number is determined by the number of 1s it contains, is commonly used in thermometer coding (TC). One application of Golomb coding is in data compacting in neural networks.<sup>[7-8]</sup> One of the subclasses of Golomb coding is TC. Thermo-The unary coding, in which the size of the number is<br>determined by the number of 1s it contains, is commonly<br>used in thermometer coding (TC). One application of<br>Golombcoding is indata compacting in neural networks.<sup>[7-8]</sup>

Journal of VLSI circuits and systems, , ISSN 2582-1458 Journal of VLSI circuits and systems, , ISSN 2582-1458 **19**

meter coding (TC) is a straightforward technique nergy efficiency is for enhancing the performance of RNS computing olution, High-Speed Comparator With Low Offset Voltage Implemented in components, such as modular multipliers, subtractors, and adders.<sup>[9]</sup>

> $\overline{a}$ in the design of modular adders that use TC.<sup>[10]</sup> It is legal to translate equivalent residues in TC format from analog inputs using current ADCs.<sup>[11]</sup> By adding TC numbers in RNS, one can add compact moduli faster than in traditional processes because there is no carry propagation involved. Forward converters are not needed for TC number addition because ADCs are employed to encode the input TC numbers.<sup>[11]</sup> Effective RNS systems require the selection of modest moduli. Applications in the form of embedded low-power devices and Internet of Things devices Thermometer Coding-based mod adders are appropriate since adders need a limited dynamic range.<sup>[2]</sup> Among the first unweighted number systems was RNS. One intrinsic feature of RNS is its capacity to do simple arithmetic operations, where the outcome of each numerical position is determined by the number that exists at that location. The moduli set is denoted Engineers and researchers are becoming more interested are appropriate since adders need a limited dynamic range.<sup>[2]</sup> Among the first unweighted number systems was RNS. One intrinsic feature of RNS is its capacity to do simple arithmetic operations, where the outcome of

as  $\{p_1, p_2, ..., p_n\}$ , where 'p<sub>i</sub>' represents the value of the sourconfrands by concatenating and bit-shifting th ith modulus. The RNS is typically depicted as a collection of suitably chosen prime numbers referred to as the moduli.[12]

by the modulus value 'p<sub>i</sub>' such that the remainder is CRT methodology is m Residue Number System (RNS) represents each 'K' number as a collection of smaller numbers called residues. The value of each residue, designated by the symbol 'r<sub>i</sub>', corresponds to the ith position. The residue 'r<sub>i</sub>' is defined as the remainder obtained when 'K' is divided minimized. In technical terms, the relationship might be characterized as,

$$
|K| \text{pi} = r_{i} \tag{1}
$$

Every integer 'K' that falls under the 'Dynamic Range  $\frac{1}{\sqrt{2\pi}}\sqrt{\frac{3}{\sqrt{2\pi}}}$ (DR)' of RNS and is expressly expressed in it. The Dynamic  $\frac{0}{4}$  .  $\frac{000000}{200000}$ Range is represented as the set of moduli  $\{p_1, p_2, ..., p_n\}$ ,  $\begin{bmatrix} 1 & 000001 & 0.00001 \\ 0 & 0.00001 & 0.00001 \end{bmatrix}$ denoted as 'L'.

$$
L=\prod_{i=1}^n m_i
$$
 (2)

consumption of the comparator is 48.7. The comparator is 48.7. The layout of this designed comparator has been All integers in the interval '0' to 'L-1' have explicit similarly.[13] https://doi.org/10.31838/jvcs/06.01. 03 definitions in RNS. After that, a number may develop

Mod addition between two residue numbers U and  $V^{[14]}$ as follows

$$
T = U + V = (t_n, t_{n-1}, ..., t_1)
$$
 (3)

With

$$
t_i = \begin{cases} u_i + v_i & \text{if } u_i + v_i < m_i \\ u_i + v_i - m_i & \text{if } u_i + v_i \ge m_i \end{cases} \tag{4}
$$

Consider the RNS numbers for the above addition

$$
U = (u_n, u_{(n-1)}, \dots, u_1) \tag{5}
$$

$$
V = (V_n, V_{(n-1)}, \ldots, V_1)
$$
 (6)

Thermometer Coding (TC) is used in RNS systems, it will incrimenties. Seeing (19) is doed in rang systems, it will be called TCR. By using TC in RNS systems are less power power consumption and energy efficient. The TC representation a lower parameters of structure in the comparator of distinguished. The comparator is chosen in below. of digits from 0 to 5 by using 6 bits is shown in below<br>Table 1  $\alpha$  suggest is made using  $\alpha$  technology, which is made using  $\alpha$  technology, which is made using  $\alpha$ Table 1.

In the TC format, the magnitude of the number increases as the number of needed bits increases. Likewise, the numerical value is low, and the number of bits needed is minimal. The number of occurrences of the digit 1 in the number can be positioned in any direction, although for optimal use of TC numbers, it is advisable to place the 1's on the right-hand side.TCRs enable the modular addition

Journal of VLSI circuits and systems, ISSN 2582-1458

 $1.5^{12}$  and  $1.5^{12}$  and  $1.5^{12}$  compared the original length of the modular thermometer residue. of two operands by concatenating and bit-shifting the concatenated augend and addend, then taking the modulo of the intermediate sum to keep the result inside

er System (RNS) represents each 'K' number The reverse conversion was carried out using a variety<br>on of smaller numbers called residues. of methods, including the Chinese Remainder Theorem of each residue, designated by the symbol (CRT),<sup>[15-17]</sup> Mixed Radix Conversion (MRC),<sup>[18]</sup> and the ponds to the ith position. The residue 'r.' is leave Chinese Remainder Theorem.<sup>[19]</sup> The design of with a variety of methods0<sup>[20], [21]</sup><br>with a variety of methods0<sup>[20], [21]</sup> of methods, including the Chinese Remainder Theorem New Chinese Remainder Theorem.<sup>[19]</sup> The design of reverse converters heavily relies on mod adders. The CRT methodology is more commonly used than MRC due to its concurrent nature. Adders are designed these days





imber may develop This study suggests a brand-new modular adder construction based on TCRs. The suggested modular Humbers o-and **vellet in which utilize 2X1 MUXs and many logic gates.** The **shikkumarbiswas13@gmail.com** adder consumes less power than the current works, [11], [22] addition process was accomplished by using XOR gates.[23–27]

The structure of this document is as follows. First discussed the current and TC modular adders. Next existing works are compared. At the end concluded with discussed the anticipated TC-based mod adder. Later comparison between the proposed design and the some findings are discussed.

# **LITERATURE.** In this with a 1.8V supply voltage. In this work, we have a 1.8V supply voltage. In this work, we have a 1.8V supply voltage. In this work, we have a 1.8V supply voltage. In this work, we have a 1.8V supply v

By retaining the distributed arithmetic paradigm, the TCby retaining the distributed arrametic paradigm, the repased modalar deders are essemblated to the based modalar multiplication.<sup>[14]</sup> Fig. 1 illustrates the design of the Mod Thermometer coding-based adder, as per reference.<sup>[21]</sup> *Mosimonicier* county based adder, as per reference. one meegen is given in binary form as b<sub>11</sub>, b<sub>12</sub>, a b<sub>12</sub>, out of two numbers in the proposed adder. In this case, but of two nanibers in the proposed duct. In this case, the positional weights of bits  $b[1]$ ,  $b[2]$ , and  $b[3]$  are 1, 2, and 4, respectively. The first number's 1s should the most manner is to show the MOSFETS is to show the added to the second  $(a[6]a[5]a[4]a[3]a[2]a[1])$ . If the sum of ones in the result exceeds the value of 'm- 1',  $\frac{1}{2}$  sum of  $\frac{1}{2}$  the test control voltage with voltage with  $\frac{1}{2}$  from then the number of beginning ones is subtracted from  $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$  and the sum.

Now, let us analyze an illustration.where the first number (A) is expressed in TC form  $(a[6]a[5]a[4]a[3]a[2]a[1] =$  000111), the second number (B) is stated in binary form 101 (b[1] = 1, b[2] = 0  $\hat{\alpha}$  b[3] = 1). The least significant binary digit (b[1]) affects the MUXs in the opening stage, **relAted work** to the end of the least significant binary digit (rightmost bit position). If b[2] is '1', the second stage MUXs then move the input two bits to the left before appending two 1s to the end of the least significant bit position. Alternatively, during this phase, the MUXs simply add or shift zero values; they merely move them from the input into the output. The third stage's MUXs transfer inputs at zero to outputs similarly to the second stage. The MUXs in this stage left shift four times and add four ones to the end of the least significant bit position when  $b[3]$  is '0' or equal to one. moving the first binary digit to the left and adding one

Therefore, the values of 'D'  $(d[12]d[11]d[10]d[9]d[8]$  $\frac{d[7]d[6]d[5]d[4]d[3]d[2]d[1])}{d[7]d[6]d[5]d[4]d[3]d[2]d[1])}$  indicate the output of a comparator for a high-linearity flat  $\frac{1}{2}$  and  $\frac{1}{2}$  and third stage MUXs. These numbers are 0000111111111.<br>.

Depending on d[7], the adder's output is expressed in a certain way. Bits d[8] to d[12] are obtained via the final MUXs stage if  $d[7] = '1'$ , indicating that the 'sum  $\geq m'$ . In the last stage, MUXs result in the bits d[1] to d[6] if  $d[7] = '0',$  indicating that the sum is less than 'm'.  $d[7]$ wasthe selection signal utilized by the final stage MUXs.



Fig.1: TCR-based Mod-7 Adder [21]

A novel TCR-based modular adder with reduced latency and circuit size was introduced in, $[22]$  in contrast to the TC-based adder disclosed in.<sup>[21]</sup> This recommended adder takes TC-formatted inputs. Then, it is determined if in '0'. This keeps on until a couple AND gates generate 'P + Q  $\geq$  m' or 'P + Q < m' by combining the two residues with moduli 'm'. Before calculating the sum, the bits that indicate the integer 'Q' are reversed. After that, the inputs are put via logical AND & NOR procedures. When an AND gate has at least one output that is 1, the outcome  $(P + Q \ge m)$  occurs. To put it another way, if only one AND gate output is '1', total  $(P + Q = m)$  will result

logic'1', which happens when the output also generates logic '1'. The function  $P + Q < m$  can be implemented using the logical gates NOR.<br>
using the logical gates NOR.

$$
Sum = \begin{cases} SUM1, & if k = 1 (P + Q \ge m) \\ SUM0, & if k = 0 (P + Q < m) \end{cases} \tag{7}
$$

where  $\rho$ where

$$
k = V_{i=1}^{m-1} (p_i \wedge q_{m-i})
$$
 (8)

$$
SUM1 = (\sum_{i=1}^{m-1} p_i \wedge q_{m-i}) - 1 \tag{9}
$$

$$
SUM0 = (m-1) - \left(\sum_{i=1}^{m-1} \left(\overline{p_i \vee q_{m-i}}\right)\right)
$$
 (10)

To use the values in arithmetic modulo 'm', P and Q are framed with 'm-1' - bits in TCR.

$$
P = p_{m-1} \dots p_2 p_1 = \underbrace{0 \dots 0}_{p_{\text{ zeros}}} \underbrace{1 \dots 1}_{p_{\text{ ones}}} \tag{11}
$$

$$
Q = q_{m-1} \dots q_2 q_1 = \underbrace{0 \dots 0}_{q_{\text{revers}}} \underbrace{1 \dots 1}_{q_{\text{revers}}} \tag{12}
$$

The sum of the bits in  $P_{zeros}$  plus  $P_{ones}$  and  $Q_{zeros}$  plus  $Q_{ones}$ , respectively, in equations (11) and (12) is equal to the (m-1). when faced withindividual occurrences in the input numbers are added together, there's a chance the total will be greater than the mod value and require more storage space than is required. The second number in this case may be interpreted as flipped or reversed. To assess this scenario, the bitwise logical AND operation is performed between the variable 'P' and the complement of variable 'Q'.

$$
P = \underbrace{0...0}_{p_{\text{ zeros}}} \underbrace{1...1}_{z} \underbrace{1...1}_{p_{\text{ ones-z}}} \tag{13}
$$

$$
Q_{reverse} = \underbrace{1...1}_{q_{\text{ones-z}}} \underbrace{1...1}_{z} \underbrace{0...0}_{q_{\text{zeros}}}
$$
 (14)

$$
P \wedge Q_{reverse} = \underbrace{0...0}_{p_{zeros}} \underbrace{1...1}_{z} \underbrace{0...0}_{q_{zeros}} \tag{15}
$$

In this instance,  $P + Q \ge m$  (16) because the ones of 'P' and the opposite version of 'Q' overlap. where the number of overlapping 1s is indicated by 'z'.

$$
\begin{cases}\nP + Q < m, \text{ if } z = 0 \\
P + Q = m, \text{ if } z = 1 \\
P + Q > m, \text{ if } z > 1\n\end{cases} \tag{16}
$$

Since the traditional addition of 'P' and 'Q' needs to be

subtracted by mod 'm', the covering on bit short one can be utilized to get the desired result.

$$
SUM1 = 0...0 0...0 1...1 \n \underbrace{-,-}_{q \text{ zeros}} \underbrace{-,-}_{p \text{ zeros}} \underbrace{-,-}_{z-1}
$$
\n(17)

Significant if the result is less than m. Like the previous<br>example, the bitwise-OR operation between the flipped ver-<br>Conce both inputs have been represe During the modular addition  $P+Q$ , the number of zeros is significant if the result is less than'm'. Like the previous sions of 'Q' and 'P' is considered.

$$
P = \underbrace{0...0}_{p_{\text{zeros }z}} \underbrace{0...0}_{z} \underbrace{1...1}_{p_{\text{ones}}} \tag{18}
$$

$$
Q_{reverse} = \underbrace{1...1}_{q_{\text{ ones}}} \underbrace{0...0}_{z} \underbrace{0...0}_{q_{\text{zeros-z}}} \tag{19}
$$

$$
P \vee Q_{reverse} = \underbrace{1...1}_{Q_{\text{ones}}} \underbrace{0...0}_{z} \underbrace{1...1}_{p_{\text{ones}}} \tag{20}
$$

The output contains (Pones + Qones) bits with z-zeros if  $P+Q < m$ .

$$
SUM0 = 0...0 1...1 1...1
$$
  
\n
$$
U + Vreverse = 0...0 1...1 1...1
$$
  
\n
$$
U = Vreverse = 0...0 1...1 1...1
$$
  
\n
$$
V = Vreverse = 0...0 1...1 1...1
$$

The mod adder for the mod '7' based on TCR is shown the only components used in the construction of the **mode** 19-24). The 'Set' was the NOR gate's output, which received its inputs 'P' and 'Q', bit reversed. in Fig. 2.<sup>[22]</sup> Multiplexers (MUXs) and logic gates were adder. SUM1 stores the result of this adder when total ≥ mod value, while SUM0 stores the result when P+Q < mod value. Depending on the logic level on 'Set', MUX can produce either SUM0 or SUM1 as the adder's output. inputs from AND gates' outputs, which contained the



Fig. 2: Mod-7 Adder Based on TCR<sup>[22]</sup>

Another mod adder based on TCR was proposed in [27].In this how the adder performed the addition process was

Journal of VLSI circuits and systems, ISSN 2582-1458

subtracted by mod 'm', the covering on bit short one can we presented. Here, based on the Thermometer Coding  $1.80M1 = 0...0...0...0...0...$ <br> $1...1$  integers that participate in addition can be indicated in<br> $q_{\text{zeros}} p_{\text{zeros}} z_{\text{-}1}$  (17) integers that participate in addition can be indicated in be done in this. The following can be doed to calculate<br>dular addition of two numbers using the flow idea, another mod adder that is more power-efficient than current adders is proposed. In this mod adder, input TC using m-bits. The following can be used to calculate chart shown in Fig. 3.

> **I...** 1 **as 'U' and the second as 'V'. Before applying the input,** <sup>2</sup>  $p_{\text{ones}}$  to enduct logical OR and bitwise modulo-2 addition Once both inputs have been represented using Thermometer Coding (TC), the first number is regarded the bit inverted value for 'V' must be determined (XOR) simultaneously. The following step process finds overlapping zeros, denoted by 'p'.

 $\widetilde{q_{\text{zeros}}_2}$  (12)<br>The logic 'p ≥ 1' can be used to determine the sum (U +  $h = 1000$  resolution, and resolution  $\frac{1}{2}$  flip CMOS  $\frac{$  $V < m$ ). Then, rotate the output of the XOR gates to the 0.1...1  $\frac{1}{2}$   $\frac{1}{2}$  (20) left by 'V' times. As illustrated in the equation below,  $\nu$  ones the outcome appears to be a sequence of overlapping zeros (p) followed by a total of 1s are present in both the bits with z-zeros if  $int$  input integers 'U' and 'V'.  $T$  mpac measured comparator  $\mathbf{r}$ .

$$
U + Vreverse = 0...0 \underbrace{1...1}_{p_{\text{max}}} \underbrace{1...1}_{\text{wones}} \underbrace{0...1}_{\text{vones}} \tag{22}
$$

d logic gates were (p=0). This suggests that the sum is greater than the  $\frac{H}{R}$  result when  $P_{\text{H}}$   $\sim$   $\frac{H}{R}$  rather than the 'sum=m'. The result is obtained by  $I_{\text{evel on 'Set'}}$  MIIX invertingthe XOR gates' outputs. Assume for the moment the adder's output the results are xn xn-1...x2 x1. If the input integers do not have any overlapping zeros modulus'm' when the output of any OR gate is non-zero. To be more precise, the output of all XOR gates is logic

$$
U + Vreverse = xn^{1}xn - 1^{1}....x^{1}x^{1}
$$
 (23)



Fig. 3: TCR-based Mod-7 Adder [27]

When zeros that intersect equal zero, that is a different case. This means that the result is made sum  $>$ modulusvalue 'm' if all OR gates give outputs that are **relAted work** The outcome is added to the outputs of all XOR gates and sets up the 'A' number of 0's and 'B' number of 1's. This time, a certain number (B) of XOR gates makes zero, while the leftover number (A) of gates makes one. not zero and all XOR gates give outputs that are not one.

$$
U + Vreverse = \underbrace{0...0}_{B_{\text{zeros}}} \underbrace{1...1}_{A_{\text{ones}}} \tag{24}
$$

### $t_{\rm eff}$  in this design. B. Prathibition in this design. B. Prathibition is designed as  $\alpha$  $\blacksquare$  **Proposed Model**

One can review a new proposed TCR-based mod adder in this part. The suggested TCR-based mod adder resembles the TCR-based mod adder reported in [27]. In this proposed mod adder, the input numbers are represented with only 'm-1' bits, but in the case of [27], the inputs are represented with the 'm' number of bits. Because it uses a smaller number of bits, the proposed TCR-based mod produces better results than the mod adders mentioned in the previous section.

During the addition process, it is necessary to reverse the bits of the input 'V' before performing logical OR and XOR operations with the input 'U'. The logical OR operation is employed to validate the presence of overlapping zeros. If overlapping zeros exist, the resulting value is  $\leq$  'm'. Otherwise, the resulting value is left-rotating the output of the XOR gates by 'V' times. For a good understanding of the scenario, the following example is useful. ≥ 'm'. In this scenario, the outcome can be achieved by

Example: Input Numbers  $U = 3$  and  $V = 2$  then the result of  $U + V$ .

• OTA Stage The flipped version of  $V$  = 110000 Input U = 3 = 000111; Input V = 2 = 000011

-----------

Logical OR  $b/w$  U and Flipped version of V = 110111 Logical XOR b/w U and Flipped version of V = 110111 give a level as  $\frac{1}{2}$  as strengthen the OTA OUTPUT signal signa Rotate left XOR gates output by 'V' times = 011111 = 5

Another scenario in this addition process was, no overlapping zeros between the 'U' and bit reversal of 'V', at the same time the out of the XOR gates is one, for this scenario the result is straightway the outcome of the XOR gates which is (m-1).

Example: Input Numbers  $U = 4$  and  $V = 2$  then the result of  $U + V$ .

**Fig. 1:** Block diagram of the suggested Comparator Input U = 4 = 001111; Input V = 2 = 000011

The flipped version of V = 110000

OTA is a fundamental component in the majority of Logical OR b/w U and Flipped version of V = 111111 Logical XOR b/w U and Flipped version of V = 111111 The XOR gates output is the result = 111111 =  $6$ 

-----------

One more scenario in this addition process was, no one more sechario in this addition process was, no<br>overlapping zeros between 'U' and bit reversal of 'V',  $\frac{1}{2}$  overtapping zeros between  $\frac{1}{2}$  and bit reversation  $\frac{1}{2}$ , at the same time only one work gate output is equal to<br>zero, which indicates the generated result = 'm'. To get the outcome, complement the XOR gates' output, which produces logic '1' at their output.

Example: Input Numbers U = 5 and V = 2 then the result  $\int$  U + V.

Input U =  $5$  = 011111; Input V =  $2$  = 000011 The flipped version of  $V = 110000$ -----------

Logical OR  $b/w$  U and Flipped version of  $V = 111111$ Logical XOR  $b/w$  U and Flipped version of  $V = 101111$ Complement the XOR gates output, whose output is '1', to get the result =  $000000 = 0$ 

The final scenario in this addition process was there were no intersecting zeros between 'U' and bit reversal of 'V'. In the addition process complement the XOR gates output at the time some 'M' no. of XOR gates generated logic '0', a 'N' no. of XOR gates generated logic '1'. For this case, get the result (M+1) number of zeros followed by (N-1) number of ones.

Example: Input Numbers  $U = 6$  and  $V = 2$  then the result of  $U + V$ .

**Fig. 2: Schematic of the 45nm CMOS-based**  Input U = 6 = 111111; Input V = 2 = 000011 The flipped version of  $V = 110000$ -----------

Logical OR  $b/w$  U and Flipped version of  $V = 111111$ Logical XOR  $b/w$  U and Flipped version of  $V = 001111$ Complement the XOR gates output = 110000 The result of the addition =  $000001 = 1$ 

Fig. 4 displays the flow chart of the suggested TCR-based mod adder.

The pseudo system verilog code of the suggested TCRbased mod adder is as follows.

```
module model_1#(parameter N)(A,B,out);
input [N-2:0] A;
input [N-2:0] B;
output reg [N-2:0] out;
```

```
Fig. 3: Differential Pair, OTA Stage, and Current Mirror 
 -----------
 -----------
   -----------
```
*----------*

### *always@(\*) begin if(count\_overlap\_zeros > {(N/2){1'b0}}) begin ---------- ---------- function [N-1:0] convert\_input; input [N-1:0] in\_1; reg [N-1:0] out\_1; integer l,m; begin ---------- ---------- endfunction* function [(N/2)-1:0] count\_zeros; *input [N-1:0] in;* gain, *----------* This paper presents the design of a comparator with low power, low offset voltage, offset voltage, *----------* cadence, *end* spectre. *endfunction function [N-1:0] reverse\_in; input [N-1:0] in1; reg* [N-1:0] temp; Accepted xxxxxxxxxxxx *----------* Published xxxxxxxxxxxx *---------- endfunction* been implemented, and the area of the comparator is 12.3 × 15.75 . The re-**DOI:** *endmodule*  $\frac{1}{2}$ in 6.bit To **shikkumarbiswas13@gmail.com**



# Fig. 4: Proposed TCR-based Mod Adder

#### has strong noise immunity and low static power consumption. **EXPERIMENTAL RESULTS**

The current mod adder and recommended one based on the TC model are simulated using the Cadence NC launch simulation analysis environment. The delay, total power consumption, area, power delay product (PDP), and area delay product (ADP) comparison of the TCR-based

Journal of VLSI circuits and systems, ISSN 2582-1458

always@(\*) example and the modulo adder, the proposed 90nm TCR-based mod adder to the Tables, the suggested design outperforms current<br>to the Tables, the suggested design outperforms current<br>solutions with acceptable areas and delays in terms of Collections with deceptable areas and delay in<br>power consumption and power delay product. design in the Encounter tool, and the existing TCR-based mod adder are shown in Tables 2, 3, 4,5, and 6. According solutions with acceptable areas and delays in terms of

It are proposed modulo adder consumes less power<br>
In adder consumes less power<br>
Compared to the existing system. One of the main reason of the lipat numbers in thermometer county. The number of bits used in the proposed modulo adder 'm' adder is (m<sup>-1</sup>)-bits. The operation of the proposed adder compared to the existing system. One of the main reason for this is the number bits are used for the representation of the input numbers in thermometer coding. The is simple.

#### **Table 2: Comparison of Delay (ns)**

Mod Value	Suggested	<b>Mod Adder</b> $[27]$	<b>Mod Adder</b> $[22]$	<b>Mod Adder</b> $[21]$	
7	1.56	1.93	1.06	2.09	
8	1.64	1.98	1.21	2.30	
9	2.35	2.88	1.44	3.51	
11	2.46	2.98	1.76	3.86	
13	3.98	4.48	2.06	5.31	

**Table 3: Comparison of Total Power (µW)** 

Mod Value	Suggested	<b>Mod Adder</b> $[27]$	<b>Mod Adder</b> [22]	<b>Mod Adder</b> $[21]$
	3.16	3.88	6.23	16.62
8	2.10	2.35	7.43	11.76
9	2.18	2.69	8.90	16.69
11	2.75	3.08	13.32	21.78
13	4.98	6.97	23.88	24.74

Table 4: Comparison of Area in (µm<sup>2</sup>)

Mod Value	Suggested	<b>Mod Adder</b> $[27]$	<b>Mod Adder</b> [22]	<b>Mod Adder</b> $[21]$
7	301.32	375.42	255.08	265.26
8	395.65	448.84	326.22	348.25
9	410.36	498.04	406.46	425.21
11	581.23	600.97	602.49	623.54
13	687.43	763.71	829.56	840.96

Table 5: Comparison of PDP in (µW \* ns)





Table 6: Comparison of ADP in (µm<sup>2</sup> \* ns)

The RTL Schematic of the proposed adder is shown in comparator sensitivity and improving comparator sensitivity and  $\mathcal{L}$  is an observed and  $\mathcal{L}$ 



Fig. 5: RTL Schematic of the Proposed Mod - 7 Adder The simulation results of the proposed TCR-based mod adder (mod value = 7) are shown in Fig. 6 and its layout  $\sum_{n=1}^{\infty}$  is shown in Fig. 7. designed that can be used with flash ADC.

<b>Name</b>	Value	$ 0 \rangle$ ns		10 ns		20 ns		30 ns		$40$ ns	
$\triangleright$ M $A[5.0]$	06	. XX	03	02	04	06		03	02	05	06
<b>M</b> B[5:0]	01	XX	03	01	05	00	01	03	02	04	01
<b>M</b> OUT[5:0] v	000000	000000X111111			(000111)(000011)	(111111)	(000000)	(111111) (001111)		(000011)(000000)	
$\mathbf{b}$ [5]	$\overline{0}$										
$\vec{0}$ $[4]$	$\mathbf 0$										
$\mathbf{b}$ [3]	$\overline{\mathbf{0}}$										
$\bullet$ [2]	$\theta$										
$\mathbf{b}$ [1]	$\overline{0}$										
$\mathbf{b}$ $[0]$	$\theta$										

• Output Stage **Fig. 6: Suggested Mod Adder Simulation Result** 



**Fig. 1:** Block diagram of the suggested Comparator **Fig. 7: Layout of the Proposed Mod Adder**

### **CONCLUSION**

The proposed TCR-based mod adder in this paper gives good results in contrast to the existing similar mod adders based on TCR in terms of Delay, Total Power Consumption, Area, Power Delay Product (PDP), and Area Delay Product (ADP). By considering all these results of the suggested mod adder based on TCR it was suitable for applications like Embedded Systems, Digital Signal Processing, Digital Image Processing, Cryptography, communications, etc., In these applications power consumption, area, and delay are crucial.

# Our target is a small change of ∆VGS as if we get a sharp **References**

- [1] Chen Y.H, Krishna T, Emer J. S, Sze V, Eyeriss. An energyefficient reconfigurable accelerator for deep convolution neural networks.In:IEEE International Solid State Circuits conference2016; 53, 1: 127-138.
- [2] Molahosseini A. S, Sousa L, Chang C. H (Eds.). Embedded Systems Design withSpecial Arithmetic and Number Systems, New York: Springer, 2017.
- [3] Alioto M (Ed). Enabling the Internet of Things: from Integrated Circuits to Integrated Systems, New York: Springer, 2017.
- [4] Chang C. H, Molahosseini A. S, Zarandi A. A. E, Tay T. F. Residue Number Systems: A new paradigm to data path organization for low power and high-performance digital signal processing applications. IEEE Circuits and Systems Magazine 2015; 15, 4: 26-44.
- [5] Rahim, Robbi. "Review of Modern Robotics: From Industrial Automation to Service Applications." Innovative Reviews in Engineering and Science 1.1 (2024): 34-37.
- **Fig. 2: Schematic of the 45nm CMOS-based**  Applications, New York: Springer, 2016. Comparator [6] Ananda Mohan P. V. Residue Number Systems: Theory and
- [7] Golomb S. W. Run-length encodings (Correspond). IEEE Transactions Information Theory 1996; 12, 3: 399-401.
- [8] Kumar, TM Sathish. "Low-Power Communication Protocols for IoT-Driven Wireless Sensor Networks." Journal of Wireless Sensor Networks and IoT 1.1 (2024): 24-27.
- [9] Abdullah, Dahlan. "Leveraging FPGA-Based Design for High-Performance Embedded Computing." SCCTS Journal of Embedded Systems Design and Applications 1.1 (2024): 29-32.
- [10] Vun C. H, Premkumar A. B. Thermometer code based modular arithmetic, In Spring Congress. Eng. Technology, May 2012, 534-38.
- [11] Vun C. H, Premkumar A. B. RNS encoding based folding ADC, In IEEE Int. Symp. Circuits, May 2012, 814-17.
- Number Systems, Solid State Electronic Letters 2019; 1, [12] K Vijaya Vardhan, M. Sarada, K. M. Santhoshini, A. Srinivasulu. A Critical Look at Modular Adders using Residue 2: 84-91.
- [13] Premkumar B, Omondi A. Residue Number Systems: Theory **International Conference on Electronics**, Computers, an and Implementation, New York: (vol 2) World Scientific, 2007.
- Comparator With Low Offset Voltage Voltage Voltage Voltage Voltage Processing 2015, 1247-51.<br>
the site of Comparator Compa + 1) addition: a new class of adder for RNS, IEEE Transac-
- Implemented in 45 nm CMOS Technology and Technology and Technology and Technology and Technology arithmetic compo-<br>Implemented in 45 nm CMOS Technology arithmetic compo-<br>Inter and One-Hot Coding IFFE Transactions of [15] Jaberipur G, Parhami B, Nejati S. On building general nents, In 45thAsilomar Conf. Signals Systems and Computers, 2011, 6-9.
- [16] Ma S, Hu J, Wang C. H. A novel modular adder for 2n 2k [23] P. V. Lakshmi, M. Sai <sup>-</sup> 1 residue number system, IEEE Transactions on Circuits **Figure 1 residue number system**, IEEE Transactions on Circuits and Systems 2013; 60, 11: 2962-72.
- [17] K. VijayaVardhan, G Sailakshmi, M<mark>. S</mark>arada, A. S [17] K. VijayaVardhan, G Sailakshmi, M. Sarada, A. Srinivasulu. gain, verse Converter for the Moduli Set  $\{2n + 1, 2n, 2n - 1\}$ , In IEEE Recent Advances in Intelligent Computational Systems, December 2020,53-60. Analysis and Design of High-SpeedResidue to Binary Re-
- ber System Applications, IET Circuits Devices Systems<br>
Control Systems 2017: 0 2: 123-134 2018; 12, 4: 424-31. [18] Hiasat A. General Modular Adder designs for Residue Num-
- $A$ C<sub>1</sub>  $A$ <sup>1</sup> $A$ <sup>1</sup> $A$ <sup>2</sup> $A$ Published xxxxxxxxxxxx [19] White S. A. Applications of distributed arithmetic to digital signal processing: A tutorial review, IEEEASSP Magazine 1989; 6, 3: 4-19.
- er full-adder cell for low voltage using CNTFETs, In IEEE [20] J. K. Saini, A. Srinivasulu, B. P. Singh. A new low-pow-

International Conference on Electronics, Computers, and Artificial Intelligence 2017, 6-10.

- 1.8-V Low Patel R, Benaissa M, Boussakta S. Fast Modulo 2n (2n-2 High-Speed FinFET based 1-bit BBL-PT Full Adders, In IEI<br>Hernational Conference on Communication and Sign + 1) addition: a new class of adder for RNS. IEEE [21] T. Nagateja, T. Venkata Rao, A. Srinivasulu. Low Voltage, High-Speed FinFET based 1-bit BBL-PT Full Adders, In IEEE International Conference on Communication and Signal Processing 2015, 1247-51.
	- [22] Jafarzadehpour F, A. S. Molahosseini, A. A. E. Zarandi, L. Sousa. Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding, IEEE Transactions on Very Large Scale Integration Systems 2019; 27, 9: 2142-55.
	- [23] P. V. Lakshmi, M. Sarada, A. Srinivasulu, D. Pal. Three Novel Single-Stage Full-Swing 3-input XOR, International Journal of Electronics 2018; 105, 8: 1416-32.
	- $T_{\text{max}}$  of a comparator code Generation, International Journal of Electronics Letters 2018; 6, 3: 272-87.<br>ters 2018; 6, 3: 272-87. [24] M. Sarada, A. Srinivasulu, D. Pal. Novel Low-Supply, Differential XOR/XNOR with Rail-to-Rail Swing for Hamming
	- te compatational bys-<br>[25] M. Sarada, A. Srinivasulu. Two DCVSL XOR/XNOR Circuits comparator of a highly design A/D Converted at Sub-Threshold Voltages Using MOSFETS and can operated at the interface ortage temperator of 1.8 V. The comparator of 1.8 V. The comparator of  $\frac{1}{2}$  is the comparator CONTROL SYSTEMS ZO 17, 7, 2. T23-134. Control Systems 2017; 9, 2: 123-134.
	- $[26]$  Green, K., and R. Vrba. "Research on Nano Antennas for ed arithmetic to digi- Telecommunication and Optical Sensing." National Jourw, IEEEASSP Magazine hal of Antennas and Propagation 6.2 (2024): 1-8.
	- [27] K Vijaya Vardhan, and Sarada Musala, "Ultra-Low-Power Modngh. A new low-pow-<br>ulo Adder with Thermometer Coding for Uncertain RNS Applications", Journal of Uncertain Systems 2022, 15, 3, 12-20.