

# Low Power System on Chip Implementation of Adaptive Intra Frame and Hierarchical Motion Estimation in H.265 rtive Intra Frame and Hierarchical Mo IPLIVE INCIA FRANCE AND THEFANCIAL MOL

**Ishrat Z. Mukti1, Ebadur R. Khan2. Koushik K. Biswas3 T M Praneeth Naidu1\*, P. Chandra Sekhar2, Pradeep Kumar Boya3**

Research Scholar, Department of ECE, University College of Engineering, Osmania University, Hyderabad, 500007. *2 Professor, Department of ECE, University College of Engineering, Osmania University, Hyderabad, 500007.*

<sup>3</sup>Sr. Research Engineer, Incline Inventions Pvt. Ltd, Hyderabad, India.

gain, **KEYWORDS:**  $H.265,$ n.203,<br>System on Chip (SoC),<br>EPCA Adaptive Intra-Frame Prediction, Hierar-Real-Time Encoding, Low Power H.265, system o<br>FPGA, chical Motion Estimation, **Video Compression,** gain, EYWORDS:

**ARTICLE HISTORY:** Received 03.04.2024 Accepted 19.05.2024 Published 11.06.2024

comparator,

**ABSTRACT** 

Over the years, video compression standards have evolved and helped distribute multimedia content with greater ease. H.265 or High Efficiency Video Coding (HEVC) is one of the best lossy video codecs released as successor to H264 which offers better compression. This analysis is focused on tackling the computation needs of H.265 encoding through System on Chip (SoC) based implementations. The SoC platform has both ARM and FPGA architectures to handle floating point and fixed-point operations with parallelism respectively. The intended methodology is implemented using adaptive intraframe prediction and hierarchical motion estimation suitable for SoC implementation to bridge the current gap. The innovation of this approach is that the parallel processing capabilities built into SoCs are used to improve intra-frame prediction and motion estimation efficiency. This proposed method involves the adaptive mechanisms for intraframe prediction as well as a hierarchical structure of motion estimation to balance 35 modes are implemented, and the best mode is selected based on the Sum of Absolute Difference (SAD) value. In SoC this process can be implemented in parallel by using nondetection and content analysis modules are added to analyse the blocks before the modes are selected. This make sures that only required modes are executed based on the content 45nm CMOS Technology. Journal of VLSI Circuits and System Vol. 6, No. 1, 2024 (pp. that is present in the block. The traditional motion estimation module is improved by 19-24). adding a hierarchical framework to select the best matching block more effectively. To overall efficiency of the H.265 framework. low-power optimization results in extended operation times for portable devices while computational load and resource consumption. In conventional intra prediction, all the blocking modules for all the 35 modes. In order to improve the efficiency further, edge solve the power consumption problems, Intelligent Clock Gating (ICG) is applied in order to switch off idle modules and hence reduce dynamic power consumption drastically. This minimizing thermal footprint. The proposed methodology successfully improved the

 $\texttt{SSTRACT} \hspace{20pt} \texttt{STRACT}$ 

high resolution, and rapid speed. The designed comparator is built on 45  $\mu$  CMOSS  $\mu$ 

signals, basically an input analog signal with a reference signal, and come man, pianced on the results in the results of a digital signal based on the results of a d  $4-8$  -BIT converter with a 1.8V supply voltage. In this work,  $\alpha$ Author e-mail: praneethtm@gmail.com, sekharp@osmania.ac.in, pradeep.boge@gmail. com low-power comparator. In order to gain more precision

bor.<br>https://doi.org/10.31838/jvcs/06.02.05 How to cite this article https://doi.org/10.31838/jvcs/06.02.05 How to cite this article: Naidu PTM, Sekhar CP, Boya PK. Low Power System on Chip Implementation of Adaptive Intra Frame and Hierarchical Motion Estimation in H.265, power consumption. They also also also aim for a reduced noise level and and also aim for a reduced noise level Journal of VLSI Circuits and System Vol. 6, No. 2, 2024 (pp. 40-52). a lower offset voltage. The comparator is comparator is comparator in obtaining  $\alpha$ been in the sexted. In this comparator, super lower system on the process of the sexted of the sexted of the s<br>In the sexted of the super low thresholders in the sexted of the sexted of the sexted of the sexted of the sex structure, the gate capacitance tends to show a higher

#### **1. INTRODUCTION** comparator we suggest is made using CMOS technology, which can be a suggest is made using CMOS technology, which can be a subsequently considered by  $\mathcal{L}(\mathcal{L})$

**DOI:**

The development of video compression standards has dramatically altered the performance level and quality of multimedia material distribution. H.265 (known as High Efficiency Video Coding - HEVC) is also among the better-known technologies developed using these standards and it offers a higher compression capability compared to its predecessors.<sup>1</sup> H.265 achieves the same by employing more advanced techniques like improved The development of video compression standards has<br>dramatically altered the performance level and quality<br>of multimedia material distribution. H.265 (known<br>as High Efficiency Video Coding - HEVC) is also among<br>the better-k

intra-frame prediction, effective motion estimation and suitable entropy coding among others.<sup>2</sup> These  $\cdot$ improvements have enabled much lower bit rates to be improvements have enabled much lower bit rates to be used whilst maintaining visual quality, accommodating for the increased requirement of HD video streaming and reduce a lot will give a better headroom for design,  $\alpha$  between  $\alpha$  between  $\alpha$ storage.  $\frac{1}{2}$  increase the prediction, energies increase to obtain a super low  $t_{\rm C}$  and  $\alpha$  and  $\alpha$  are and  $\alpha$  power consumption, and  $\alpha$ 

structure, the gate capacitance tends to show a higher

H.265 has a lot going for it but because of the complex nature of encoding, there are many challenges that lie mode of energy and the many enarranged that he upstream as well. Motion Estimation: Motion estimation

is a key block in inter-frame prediction, but employing hevel the demands of modern, low-power electronics an exhaustive search for finding optimal motion vectors makes it computationally intensive.3 Just like that, intra-frame prediction investigates each mode in greater depth to figure out which one is best for a given block. These operations, however, even though needed for highcompression efficiency also introduce computational load and encoding overhead that may be prohibitive in real-time or resource-constrained applications.<sup>4</sup>

**AbstrAct** comparator, often prevent them from providing enough performance bring parallel processing capabilities along with adaptive approach to designs the circuits. The circuits of the circuits of the offset voltage is reduced to 2. LITERATURE<br>designs catered well towards the specific algorithmic **2. LITERATURE** However, the native limitations in software-based tools to manage the computing requirements imposed by  $\overline{\mathbf{v}}$ H.265 encoding.<sup>5</sup> This limitation underscores the need for hardware acceleration solutions to be available as designs catered well towards the specific algorithmic functionalities.<sup>6</sup> As the amount of high-resolution video materials increases, and on-demand processing in real-time as a principle is demanded for encoding H.265 effectively, soon as possible, and particularly SoC-based ones that

corners are shown. to the intrinsic complexity of its motion estimate and important aspects - high throughput needs to be (PM)  $\frac{1}{2}$ compression efficiency as well hardware complexity.<sup>8</sup> **DOI:** required for H.265 to achieve high performance due However, H.265 Encoding on SoCs bemires with problems of its own However, novel design methodologies are intra-frame prediction algorithms.<sup>7</sup> There are several preserved, power consumption comes into play and an efficient use of resources is necessary. It needs lot of design and optimization effort to balance between

estimation for H.265 that is especially designed for SoC to overcoming these obstacles. This method improves motion estimation and intra-frame prediction efficiency by taking use of SoCs parallel processing capabilities. To maximize the computational burden and resource consumption, the suggested technique uses an adaptive mechanism for intra-frame prediction and a hierarchical structure for motion estimation. Thus, a solid answer to the difficulties involved in H.265 encoding is provided, enabling real-time encoding speed while preserving excellent compression efficiency. has strong noise immunity and low static power consumption. Adaptive intra-frame and hierarchical motion implementation is the suggested method's approach

In FPGA implementations of H.265 encoding, low power consumption is especially important for portable and battery-operated devices. Low power implementations can also extend operational time and reduce the energy footprint that video processing tasks need. Optimizing power with high performance is crucial to

tra-frame prediction investigates each mode in greater to be maintained. There are several reasons why low<br>pth to figure out which one is best for a given block. The power consumption is important in order to implement not examine the text for a given stock. The power consumption to important in order to important.<br>In the computational applications a galaxies mobile platforms. In entering also incroduce computational applications, e.g., portable devices, mobile platforms<br>neoding overhead that may be prohibitive in and remote surveillance systems, are often run by battery **Ishrat Z. Mukti1, Ebadur R. Khan2. Koushik K. Biswas3** harder. Low-power SoC based H.265 implementations rocessing in real-time as a can significantly lower bandwidth requirements when ments imposed by implementations can encode and decode video content derscores the need in real-time under lower scenarios which is important to be available as the processing of bigh-resolution imaging streams is to be available as for processing of high-resolution imaging streams, such<br>of based ones that oc-based ones that images transmitted by surveillance systems. meet the demands of modern, low-power electronics. While designing the low power strategies, the balance between performance and power efficiency needs power consumption is important in order to implement applications, e.g., portable devices, mobile platforms power. It allows the devices to last longer without being re-charged and thus without needing a new battery transferring video footage over networks. This is very important in Surveillance applications because the bandwidth may be limited or costly. Low power H.265

# **2. Literature**

 $T$  designed comparator has a unity gain bandwidth of  $4.2$  and a gain of 72 at  $\alpha$ Grzegorz Pastuszak et al<sup>9</sup> demonstrated the design of the nires with problems entropy coder, which can handle a lot more binary symbols methodologies are each clock cycle than earlier efforts. The design makes performance due use of the binary arithmetic coder (BAC) multisymbol There are several implementations of context modeling, probability model essary. It needs lot the symbol rate is a result of the processing path being o balance between divided into several parallel ones. implementation that was previously established. Quick (PM) updating, and binarization are designed to balance large throughputs of the BAC. The primary increase in

> UHD videos. Compared to the Test Zone Search (TZS) suggested Integer ME (IME) technique needs an average of 11.19% less encoding time without compromising PSNR degradation and bit rate increase. Sushanta Gogoi et al<sup>10</sup> suggested a hardware architecture and quick hybrid search pattern algorithm for encoding method by default in the HM reference software, the

> Sushanta Gogoi et al<sup>11</sup> provided a hardware implementation of an IME algorithm with minimal complexity. The authors have shown the suggested approach on two distinct pattern structures (PS) with 38 search points. In comparison to test zone search (TZS) in HM 16.8, it achieves bjontegaard bitrate (BD-BR) of 0.5% drop and 0.077% increase for two PSs. The encoding time is reduced by 8.725% and 9.072%, respectively. Every HEVC partition is supported by the suggested reduce a lot will give a better head-on for design,  $\alpha$  architecture.

> Chi-Ting Ni et al<sup>12</sup> provided a high-efficiency, hardwarefriendly H.265/HEVC acceleration method to get around this complication for networks of visual sensors.

The suggested technique speeds up intra-prediction for intra-frame encoding by utilizing texture direction and complexity to avoid doing unnecessary processing **related works works works with the standard** is high-efficiency video coding (HEVC/H.265). In comparison to H.264/AVC, which can compress visual data with a high compression ratio but resulting in significant computational complexity, HEVC reduces the bit rate by around 50% at the same video quality. in the CU partition. One popular video compression

Abdulaziz Alarifi et al<sup>13</sup> proposed a unique hybrid cryptosystem for safe streaming of compressed HEVC streams that combines Mandelbrot sets, the Arnold  $\epsilon$ haotic map, and DNA (Deoxyribonucleic Acid) sequences. First, the H.265/HEVC codec is used to encode the high-resolution movies in order to obtain effective compression performance. Next, the proposed Arnold chaotic map ciphering procedure is applied separately to the three compressed HEVC frame channels (Y, U, and V). The principal encrypted frames from the earlier chaotic ciphering procedure are then used to establish the DNA encoding sequences. Subsequently, a conditional shift mechanism based on a modified Mandelbrot set is used to create confusion characteristics on the Y, U, and V  $R$  channels of the ciphered frames. comparator with high accuracy and low offset.

Cuong Pham-Quoc et al<sup>14</sup> offered an effective hardware/ software codesign strategy to use FPGA-based IoT edge computing platforms to speed up the video encoder process. In order to boost system performance, the **ArchItecture Compared Compared Compared Compared ability** to swiftly and effectively construct FPGA-based hardware accelerator cores. As a case study, the authors validate the suggested design flow and assess the accelerator performance in relation to general-purpose processors using the H.264 encoder. design flow makes use of the high-level synthesis process'

Fritjof Steinert et al<sup>15</sup> provided a unique H.264/Advanced Video Codec (AVC) based video codec that enables the coding of certain areas of an image with nearly constant .<br>based classification, while the rest image will be coded with a constant bit rate. The authors have coupled this functionality with the ability to operate with the lowest possible latency attributes, which is typically also necessary in instances involving remote control  $applications.$ picture quality to enable a dependable neural network-

operating conditions, hence increasing the power and Yufan Lu et al<sup>16</sup> suggested a novel adaptable hardware accelerator framework that would allow an FPGAbased edge computing platform to handle different DL algorithms in an adaptive manner. This framework enables reconfiguration at run-time to match the demands of unique application specifications and

computational efficiency of both DNN model/software  $\alpha$ iu in the majority of majority of majority of majority of majority of  $\alpha$ and hardware.

#### analog circuits with linear input-output characteristics. **3. Proposed Method**

H.265./High Efficiency Video Coding (HEVC) is a video compression standard, designed to substantially improve coding efficiency compared to its predecessor, the AVC/H.264. The workflow of H.265 video compression consists of several steps in a pipeline to compress the very high quality. The blocks in the workflow of H.265 • Output Swing are:

## **1. Preprocessing** and ∑VGS as if we get a sharp we get

 $\blacksquare$ The preprocessing consists of steps like noise reduction and frame resizing. This process helps in effectively compressing the data using the HEVC algorithm.

# **2. Partitioning into Coding Tree Units (CTUs)**

Instead of the fixed-size macroblocks that were used in H.264, H.265 uses a flexible block structure (large blocks are sub-divided into smaller ones), called Coding Tree Units (CTUs). The geometry of this rectangular CTU can be adjusted, with common sizes between 16x16 and 64x64 pixels, to better suit different ranges of content. In turn, each CTU can be divided into Coding Units (CUs), Prediction Units (PUs) and Transform Unit (TUs) for more fine-grained compression.

## **3. Intra Prediction**

use of neighbouring pixel values within the same frame to predict the current pixel values. H.265 supports 33 The goal of intra prediction is to reduce the spatial redundancy within a frame. Intra prediction involves the intra prediction modes, compared to just 9 in H.264, which leads to much more accurate predictions and hence better compression.

## **4. Inter Prediction**

Inter prediction eliminates the temporal redundancy in adjacent frames by predicting the current frame's content using one or more reference frames. Real-time video coding is mainly based on the motion estimation and compensation techniques. The H.265 codec improves the compression efficiency using a large number of precise motion vectors and multiple reference frames

## **5. Transform and Quantization**

(DCT) or Discrete Sine Transform (DST) is applied on residuals which are differences between predicted and After the prediction block, a Discrete Cosine Transform true pixel values. These transforms transform spatial time domain data into frequency domain data, and help transform the signal pixel data in just a few coefficients. These coefficients are quantised to eliminate redundancy by eliminating less important coefficients.

# **6. Entropy Coding**

Implemented in 45 nm CMOS County<br>The quantized coefficients as well the other compression and a 4 Adaptive Intra Prediction compared to CAVLC, it provides better compression (CAVLC). While CABAC is more computation expensive efficiency and thus more frequently employed in H.265. parameters are coded using an entropy coding methodology. H.265 introduces two entropy coding methods: Context-Adaptive Binary Arithmetic Coding (CABAC) and Context-Adaptive Variable-Length Coding

#### cadence, **7. Deblocking Filter and Sample Adaptive Offset (SAO)**

order to improve visual quality; The reconstructed image is also further processed using the Sample Adaptive Offset (SAO) in order to correct distortions such as ringing that  $\overline{\text{a}}$ re introduced during quantization. H.265 uses deblocking filter to decrease the artefacts in

## **DOI: 8. Rate Control**

e.g., 1 or 3 Mbps file size per minute of average sent content, network bandwidth). It utilizes advanced rate on the solid and the setting of the setting of the setting control algorithms, dynamic quantization parameters **in the matter of set of the control** algorithms, with minimal bandwidth consumption. Dynamic Rate control is important for matching the video bit rate after compression to a target constraint and encoding specifics to deliver consistent video quality

# **9. Encoding and Packaging**

me normal completed by choosing the compressed video data into a bitstream format for storage or trace case are a significant reference signal with a reference signal transmission. H.265 bitstreams are usually delivered in and givens on the result of a digital signal based on the result of a containers like MP4, MKV or MPEG-2 transport Stream bendaments and the comparison in the comparators are widely used in various hence bundling up the video, audio and maybe additional data into one file-infrastructure. is one that requires a control operation speed and reduced speed and reduced a The workflow concludes by encoding the compressed

Low power design is necessary to avoid heat generation, which is very important to improve reliability and reduce thermal induced failures. High temperature is a major concern for electronic components, which leads to performance degradation and longevity. Low power systems are becoming essentially important for environmental sustainability. Reducing the power footprint of electronic systems helps save energy, which in turn supports ongoing global initiatives aimed at reducing carbon emissions and cultivating environmentally friendly technologies.

true pixel values. These transforms transform spatial The proposed model uses multiple strategies to ese coefficients are quantised to eliminate redundancy and saving enable the model to improve performance while<br>eliminating less important coefficients. Example take decorporations and providing subcarriagements of the criticist victor of the providing, which is suitable for low-power applications as well as mobile devices. minimize power consumption during the H.265 encoding procedure. Utilizing techniques that facilitate power also providing sustainability and energy-efficient video as well as mobile devices.

## **3.1 Adaptive Intra Prediction**

**ISHRAT COUPTS IS COUPTS**<br>In Arithmetic Coding referencing pixels from left and top side of the block. ve Variable-Length Coding These are the reference pixel blocks which comes  $f{emploved in H.265.}$  are used to compute the prediction for each pixel in that block. If a prediction angle does not exactly align with aptive Offset (SAO) the reference pixels, interpolation is used to calculate what the values of these predicted held will be. HEVC ase the artefacts in enses linear interpolation between the reference pixels econstructed image to decide the value of the predicted pixel. Suppose the approvement to decide the ratice of the predicted pixel. Suppose nple Adaptive UITSet band a prediction point is between two reference pixels. In a gain of 72 at 72 and 32 at 72 at 72 and 72 at 72 at 72 and 72 at 72 at 72 and 72 at 72 and such as ringing that that case, the pixel value is obtained using a weighted average of the two reference pixels. After the prediction is made, the residual between the actual pixel values and the predicted values is calculated a target constraint the mode information thus obtained from all modes is The prediction of the current block is done by from boundary of already encoded and reconstructed neighbor block. The reference pixels along this angle and encoded. The coded residual information, and sent to the decoder. Figure 1 shows the intra modes of H265.





Considering mode 7 as an example,

• Mode: 7

•

- Base Angle: 32 (a standard value in HEVC)
- Total Modes: 34
- Angle Calculation for Mode 7:

actual\_angle = 
$$
\left(\frac{(7-2) \times 32}{34-2}\right) = 7
$$

The reference position calculation is done as follows. For each pixel  $(y, x)$  in the block, the reference position (ref<sub>pos</sub>) is calculated as:

$$
ref_{pos} = \left[\frac{y * actual\_angle + x \times base\_angle}{base\_angle}\right]
$$

a comparator for a high-linearity flash ADC, which was For a 4x4 block the calculations are performed, assuming  $ref_{left} = [10, 12, 14, 16, 18]$ . The prediction values are  $\mathcal{S}$ digwith-resolution comparators have  $\mathcal{S}$ shown in table 1.

The predicted block is shown in figure 2. a cancellation technique involving dynamic later  $\mathcal{C}$ 

$\begin{bmatrix} 10 & 12 & 14 & 16 \\ 10 & 12 & 14 & 16 \\ 12 & 12 & 14 & 14 \\ 14 & 14 & 14 & 16 \end{bmatrix}$

Figure 2: predicted block





# **A. Operation 2.1.1 Edge Detection**

Edge detection is an essential step of adaptive intra prediction, which is necessary to enhance the accuracy and efficiency of video compression. Recognizing whether there are edges and even their direction in a block of pixels allows the encoder to adaptively choose prediction modes that are more similar to the pixels in the image and, thus, generate more precise predictions and fewer residuals. That is, less data is encoded, which increases compression efficiency. Intra prediction is based on spatial redundancy within a frame and edges Identifying these edges enables the prediction algorithm to enhance the final quality of compressed video. Thus, edge detection helps to maintain foreground and background edges in the image which otherwise often correspond to abrupt changes in pixel values. may be lost during end-to-end compression leading theoretically to improved picture quality for high fidelity reconstruction of frames - particularly at lower bitrates.

that direction. This technique helps module to detect where are the edges present inside that pixel block and In the edge detection module, 16 8-bit pixels processed to detect horizontal and vertical edges within a 4×4 pixel block. During each iteration of the pixel value, an exception of boundary pixels is given. Additionally, for each non-boundary pixel, the module computes a gradient in the x and y directions using the neighbouring pixel values. A simple convolution with a filter like Sobel is used. The horizontal gradient is a sum of pixel value differences along the row, and Vertical gradient sums over column. If the absolute value of gx or gy is greater than a threshold (128), then its corresponding edge detection flag, horizontal\_edge and vertical\_edge) respectively, are set to signal presence of an edge along this can helpful for multiple image processing problems.

The algorithm steps are as follows:

## **Algorithm 1: Edge Detection**

Step 1: Separate the 128-bit input into sixteen 8-bit pixel values.

Step 2: Initialize horizontal and vertical edge detection flags to zero.

Step 3: Iterate over the 16 pixel values.

Step 4: For each pixel, skip boundary pixels (i.e., first and last columns and rows).

Step 5: Calculate the horizontal gradient (gx) using neighboring pixel values.

Step 6: Calculate the vertical gradient (gy) using neighboring pixel values.

Step 7: Check if the absolute value of gx exceeds a threshold (128) and set the horizontal edge flag if true.

Step 8: Check if the absolute value of gy exceeds a threshold  $(128)$  and set the vertical edge flag if true.

#### **3.1.2 Content Analysis**

for a block, by labeling them smooth or detailed based the ference frame. First the 4x4 current fra<br>on their pixel variance. Simpler prediction modes could the ference frame are reshaped back into be used for smooth regions to lower computational and 2D array from flat. It has three resolution<br>complexity and data size. Dense pixel regions may use are resolution followed by half resolution and fin Content analysis is very important for adaptive intra prediction in video compression. This helps the encoder to better identify which prediction modes are appropriate for a block, by labeling them smooth or detailed based complexity and data size. Dense pixel regions may use a more complicated mode to extract detailed textures, which will enable the prediction accuracy there and maintain visual quality.

the block of pixels is smooth or detailed. This module the intensity differences between all possible pair of the state of the state of the state was electromagned was e (e.g., flat regions, edges) are encoded. comparator, gain, calculates spatial variance (i.e., pixel-by-pixel changes) within the block by summing the squared differences between each pixel and its immediate right neighbor as well as every bottom neighbor. This difference calculates **ARTICLE HISTORY:**  pixels within that block. If the total variance is lower than a threshold then the pixel block is classified as smooth. A large variance in the pixel block is classified as detailed block with high variance and textures. They **DOI:** quality by streamlining how blocks of specific types The content analysis module is used to determine if improve the compression efficiency and even image

#### **Algorithm 2: Content Analysis**

**Step 1**: Separate the 128-bit input into sixteen 8-bit pixel values.

**Step 2**: Initialize smooth and detailed flags to zero.

Step 3: Initialize the variance accumulator to zero.

**Step 4**: Iterate over the 16 pixel values.

**Step 5:** For each pixel, skip boundary pixels (those in the last column and last row).

**Step 6:** Calculate the variance by summing the squared difstep of calculate the variance by summing the squared on ferences between each pixel and its right and bottom neigh-<br>here bors.

Step 7: Check if the accumulated variance is below a threshstep 7: energh and constrained variance is below a energh old (1000) and set the smooth flag if true.

is one that requires a control of the cont **Step 8:** Check if the accumulated variance is above a threshold (5000) and set the detailed flag if true.

The adaptive intra prediction module is optimized not only for high prediction accuracy but also to minimize power consumption. Power consumption is thus minimized by activating only the required prediction modes that are based on edge detection and content analysis. This filtering allows only the most informative predictions to be computed saving power in encoding due to selective processing.

## **3.1.2 Content Analysis 1.2 September 2.1 September 2.2 Hierarchical Motion Estimation**

ediction in video compression. This helps the encoder all resolution search to find an 8x8 matching area for each<br>better identify which prediction modes are appropriate all pixel group of interest (4pixels) within and othe **ISHRAT Z. Must Z. Mukhan**<br> **ISHRAM2. Bis position on reference frame and record position that 1-3Dept. of PeeE, Independent University, Bangladesh, Dhaka, Bangladesh, Dhaka, Bangladesh, Dhaka, Bangladesh, D** respaper changes, a comparator of a comparator with low precision. During all these steps, contact visitor compa squared differences the module keeps track of best match coordinates with the right neighbor as te right neighbor as minimum SAD and perfect motion estimation to be used. IIII FIGURE CALCULATES for video compression applications. Hierarchical motion estimation block creates a multiresolution search to find an 8x8 matching area for each reference frame. First the 4x4 current frame block and reference frame are reshaped back into a searchable 2D array from flat. It has three resolution stages, full resolution followed by half resolution and finally quarter. In the first stage, it calculates SAD (Sum of Absolute Differences) between current block with all possible region and current block, then repeat SAD computation on those. Lastly, the process is repeated at quarter

al variance is lower **Algorithm 3**: Hierarchical Motion Estimation

ock is classified as **Initialize:** Unpack the 128-bit current frame and 512-bit ref-The designed comparator the transmitter in the designed of 1 and 312 bits in the designed of 12 at 12 er DIOCK IS CLASSINEU erence frame into 4x4 and 8x8 2D arrays, respectively.

and textures. Iney **Reset**: On reset, set best\_x, best\_y to 0, and min\_sad to the y and even image maximum possible value.

**s** of specific types - Full Resolution SAD Calculation: Iterate over possible positions in the 8x8 reference frame (limited to a 5x5 search window).

**Authority Compute SAD**: For each position, calculate the Sum of Absolute Differences (SAD) between the 4x4 current block and the corresponding 4x4 block in the reference frame.

o sixteen 8-bit pixel article this article corresponding that the current SAD is less than min\_sad, option Compare Compare Comparator With Compare In the current Comparator With the current posi-<br>update min\_sad, best\_x, and best\_y with the current posiags to zero.  $\frac{1}{2}$  is  $\frac{1}{2}$  and SAD.

> to 2x2 blocks by averaging groups of four pixels. **Half Resolution Downsample**: Downsample the current frame and the best matching region of the reference frame

sitions in the downsampled 2x2 reference frame (within the previously found best match region). **Half Resolution SAD Calculation**: Iterate over possible po-

**Compute SAD:** For each position, calculate the SAD between the 2x2 current block and the corresponding 2x2 block in the downsampled reference frame.

Update Best Match: If the current SAD is less than min\_sad, update min\_sad, best\_x, and best\_y with the refined position  $\alpha$  and  $\beta$ AD. and SAD.

Quarter Resolution Downsample: Downsample the 2x2 blocks to a 1x1 block by averaging all four pixels.

to be higher. One of the techniques to obtain a super low **Quarter Resolution SAD Calculation**: Compute the SAD between the 1x1 current block and the 1x1 block in the downsampled reference frame.

Update Best Match: If the current SAD is less than min\_sad, update min\_sad, best\_x, and best\_y with the final refined position and SAD. **EXECUTE:**  $\theta$  and  $\theta$ 

Output: Provide the final best\_x and best\_y coordinates as the position of the best match. The hierarchical motion estimation block also contains low power capabilities. The system uses a multi-resolution search approach in servicing coarsereduced at every resolution. Low power implementation permits substantial power savings, since the most computationally demanding fine resolution calculations are only made to a small fraction of motion vectors inferred at coarser levels. to-fine motion estimation to keep the computation

Low-power techniques are integrated into multiple Levels of the proposed model to ensure efficient power totals of the proposed model to ensure emergin power<br>management while preserving high level of performance management winte preserving mgn tevet or performance<br>and compression efficiency including edge detection, and compression emerging medding edge deceedion, content analysis and hierarchical motion estimation. somethe analysis and metalemeat motion estimation.<br>This makes the model ideal for edge and IoT devices, as traditional comparator to the latter to the latter to the latter of well as for applications where energy usage comes under<br>supertions  $a$  premium,  $f(x)$ a premium.

# 3.3 Intelligent Clock Gating (ICG) Technique

Intelligent Clock Gating (ICG) is power saving technique used in the implementation of H.265 encoding in SoC. For ICG, the idea is to turn off a portion of the FPGA when it is no longer in use. This is performed by turning off clock signal, thereby reducing the dynamic power consumption which for high-speed SoCs and FPGAs. This method contributes significantly to he total operating power. The encoding for H.265 consists of multiple .<br>computational modules such as intra-frame prediction, motion estimation and entropy coding.

Some modules might not have to run at the same time, so for example during meral traine prediction we may need motion estimation module. Using ICG to clock gate the idle modules can effectively reduce switching power. the face modates can encernery reduce smealing power.<br>This is especially advantageous for H.265 encoding, given 1.113 is especially devalidated comparative comparation. The proposition of the nature of its adaptive and hierarchical structures the nature of its duaptive and inertirelities structures<br>where the computational load depends not only on the video content being encoded but also on selected prediction modes themselves. so for example during intra-frame prediction we may not

Ensuring that only the necessary part of a circuit (such as an adder, multiplier or DSP unit) is powered up at any given instant reduces static power consumption while maintaining high performance; this technique has been named ICG and drastically improve energy efficiency. ICG implementation in SoC-based H.265 encoders can strongly improve battery life of portable devices and reduce thermal footprint, thus forming an indispensable low-power - high-performance solution to video encoding.

## **4. Experimental Results**

Intra Frame and Hierarchical Motion Estimation in H.265 This section describes the simulation results of adaptive

video codec. The simulation results are discussed in two parts. In the mist part intra prediction models results are discussed and inter prediction model results are interesults. discussed in second part. The Adaptive Intra Frame and<br>... increatured motion estimation in h.200 video codec is proposed to make the frame, inter/intra prediction & motion estimation process better so that highquatity complessed videos are achieved as compared. to MPEG-2/H.263, H.264 encoding structure. Proposed mode per region in a video frame, resulting in better balance between compression and picture quality. In the predicting motion estimation, the predicted changes are based on the order of predicted references, this complexity is addressed via multi-level approach by Hierarchical Motion Estimation. Individually, these parts: in the first part intra prediction model's results Hierarchical Motion Estimation in H.265 video codec quality compressed videos are achieved as compared adaptive Intra Frame prediction selects the optimal features in the H.265 codec suggest a huge increase in compression rate and perceptual visual quality of the video encoded with this standard where quality of the videos are not compromised. The intra prediction model is developed based on adaptive framework. The modes are selected based on the pixel properties namely edges and content. The intra prediction model is discussed in section- 4.1

# **4.1 Intra Prediction model**

prediction driven through surrounding reference pixels to predict pixel values and then it helps in reduction The intra prediction model in implemented H.265 video codec uses adaptive techniques to improve the performance of pixel value predictability within a single frame. The model chooses the best suited prediction mode near to that content characteristics like smooth areas, horizontal edges or vertical ones. The intraspatial redundancy which means that proposed compression will be more beneficial. The model entails different modes like planar, DCs and angular predictions which are specialized for a particular type of texture or structure in the image. These characteristics make the codec flexible enough it can be used for compressing high-definition video without increasing bandwidth, therefore making way for better quality videos while using less space. )Fig. 3)

The simulation results shown in the Figure 3 which depict selection of 0 and 1 modes (SMOOTH areas) by implementing an intra prediction model for H.265 video codec.

planar prediction. The reference pixels used are "000102030405060708090A0B0C0D0E0F" representing a **Mode 0 (Planar Prediction):** At the time interval from 0 to 100 ns, mode is set as 0 indicating

Hierarchical Motion Estimation in H.265<br> **Hierarchical Motion Estimation in H.265** T M Praneeth Naidu et al. : Low Power System on Chip Implementation of Adaptive Intra Frame and



**AbstrAct Fig. 3: Simulation waveforms for mode section 0 and 1 (smooth region)**



Fig. 4: Simulation waveforms for mode section from 2 to 17 (horizontal edge

19-24). *3030303030303040303040403040404"* and it denotes the across block, especially good at textures, making it A comparator is a device that compares between two input sequence of 8-bit values for 4x4 block. During this time the obtained predicted pixels (*pred\_pixels\_flat*) are *"0* smoothing of reference pixels for a shallower gradient picture-like calculation planar prediction mode.

Mode 1(DC Prediction): At the time duration 100 to 200 ns, a mode change operation is performed, the mode becoming (1) as described for DC prediction (mode). The reference pixels are the same as in direct encoding mode. The predicted pixels in these cases predict the mode transition as "*0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C OCOC"*. DC prediction mode uses the average value of reference pixels which, when averaged and applied t0o all predicted pixels can appropriately deal with smooth areas across frame( (Fig. 4).

 $T$  this article details the design of a comparator for use in a comparator for use in a comparator for use in a comparator  $T$ Simulation waveforms of the intra prediction model for 2 to 17 modes selection in H.265 video codec is shown in  $\frac{1}{2}$ the figure 4. These modes are meant to predict various angles and are specifically aimed at horizontal edges. Simulation waveforms showing the reacting of intra

ck. During this time prediction model to different angular prediction modes. pixels\_flat) are "0 The prediction algorithm is adapted to the characteristics based one mode to another, which means that the modeer's able to predict in a better way now texture and<br>structure are distributed in the window frame. These structure are distributed in the window name. These results confirm the flexibility and performance of this results commit the hexibility and performance of this intra prediction model to improve video compression low-prediction model to improve video compression through precisely predicting pixel values by using spatial properties of content. of the content for each mode, in this case horizontally edges. The pixel values were different from each other model is able to predict in a better way how texture and

> The modes from 18 to 34 are to predict angular in different prediction direction and mainly designed for dealing with vertical edges. This is followed by simulation waveforms depicted in figure 5, that show how the intra prediction model reacts to vertical edge-directed angular predictions modes. Each of these modes causes the predictor algorithm to act on this model, adjusting it according for vertical edges in one case. The changing of predicted pixels at each mode is represented in Table 2.

> The table 2 provides predicted pixels, which will change according to the selected mode and inject different

Hierarchical Motion Estimation in H.265 T M Praneeth Naidu et al. : Low Power System on Chip Implementation of Adaptive Intra Frame and

																				1,920.000 ns
Name	Value	$0$ ns					500 ns					$ 1,000 $ ns					$1,500$ ns			
1∦ dk																				
> ₩ ref_pixels_flat[127:0]	000102030405060708090a0b0c0d0e0f	000102030405060708090a0b0c0d0e0f																		
> <b>*</b> mode[5:0]	12	00	01	( oz X	03	04	05	06 X	07 X	08	09	0a	0 <sub>b</sub>	0c	0d	0e	0f χ	10	$\mathbf{u}$	$\frac{12}{2}$
> <sup>W</sup> pred_pixels_flat[127:0]	00010203010203040203040503040506 $\sqrt{}$ 0300 $\sqrt{}$ 0c0 $\sqrt{}$ 070 $\sqrt{}$ 080 $\sqrt{}$					090	0aD		(ОЪП )(ОсП )(ОсП		0 <sub>b</sub>	[080] X	( 070 )	Х оєп Х	$ 05\square\rangle$	$04\square$	$03\square$		020 X 010 X 000	
<b>M</b> CLOCK PERIOD[31:0]	0000000a	0000000a																		
16 smooth	$\overline{0}$																			
16 detailed																				
18 horizontal_edge																				
vertical_edge																				

 $\mathcal{L}_{\text{con}}$  from 19 to 34 (vertical adoption)  $\alpha$  is a comparator. We consider the comparator in the comparator. We know  $\alpha$  $\mathbf{F}$  and  $\mathbf{F}$  comparator with a high-speed operation  $\mathbf{F}$ Fig. 5: Simulation waveforms for mode section from 18 to 34 (vertical edge)

Reference Pixel	Mode	<b>Predicted Pixel</b>						
variable name: ref_pixels_flat		variable name: pred_pixels_flat						
	18	00010203010203040102030402030405						
	19	02030405020304050203040502030406						
	20	04050607040506070405060704050608						
	21	0607080906070809060708090607080A						
	22	08090A0B08090A0B08090A0B08090A0C						
000102030405060708090A0B0C0D0E0F	23	0A0B0C0D0A0B0C0D0A0B0C0D0A0B0C0E						
	24	0C0D0E0F0C0D0E0F0C0D0E0F0C0D0E10						
	25	0E0F0E0F0E0F0E0F0E0F0E0F0E0F0E11						
	26	0F0F0F0F0F0F0F0F0F0F0F0F0F0F12						
	27	0F0E0F0E0F0E0F0E0F0E0F0E0F0E0F13						
	28	0E0D0E0D0E0D0E0D0E0D0E0D0E0D0E14						
	29	0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D15						
	30	0C0B0C0B0C0B0C0B0C0B0C0B0C0B0C16						
	31	0B0A0B0A0B0A0B0A0B0A0B0A0B0A0B17						
	32	0A090A090A090A090A090A090A090A18						
	33	090809080908090809080908090819						
	34	080708070807080708070807080720						

Table 2: Prediction Pixel values at different modes

refers to how well vertical structures will be recognized angular relationships inside reference pixel block into their contexts. By focusing on a particular angular pattern, each mode helps the model predict pixel values that mimic what it found in textures and edges of the video frame. For this case, vertical edges are highlighted in modes where there is the most significant increase on top of progressive pixel values, and this

scheme leads to a more accurate encoding of the video and improves both coding efficiency, as well as visual by each model. This adaptation serves to maintain the visual reliability of video by keeping its vertical texture intact. The different modes and their corresponding changes allowed the model to accurately predict what pixel values for smooth regions in between, as well as areas with vertical patterns. This versatile prediction

experience which makes H.265 codec reliable for all There are three steps in the hierarchical motio kind of videos by using this adaptive ability.

# **4.2 Inter Prediction model**

emciency or videos by exploiting on temporal these coordinates are then further inter-tune<br>redundancies between consecutive frames. This works and quarter resolution steps: taking averag to represent motion and changes over time in next **match among the refe** video frames. This Inter Prediction model features the figure, the values of t techniques to find the changes between frames, which sequences with a lot of motion, and it yields an optimal frame. compression rate that best achieves good visual quality.  $\frac{1}{2}$  and  $\frac{1}{2}$  considerable measure of authority. The dynamic power of authority of comparator, gain, results in substantial data reduction. A hierarchical motion estimation then works along a coarse-tofine solution which aims to increase the accuracy of movement vectors, crucial for the proper prediction The simulation results of the proposed inter prediction model is depicted in Figure 6. Inter Prediction model in H.265 video codec is a sophisticated approach to improve the compression efficiency of videos by exploiting on temporal by predicting the content of a frame based on one or many reference frames, i.e. it reduces data needed sophisticated motion estimation and compensation and objects reduction. The model excels especially at

how the proposed hierarchical motion estimation module best possible match for the current frame block within <sup>WILL</sup> The reset signal is high at the beginning for resetting **Internet Production DOI:** This figure 6 shows the simulation waveforms that describe works in a H.265 coded video stream. This simulation mainly deals with a more focused approach to find the reference frame hierarchical motion estimation. A consistent period is shown on the clk signal, to indicate synchronized behaviour over the course of a simulation. module and then set to low. This transition enables to module for processing input frames as well doing motion

2 Inter Prediction model<br>the lowest SAD for each candidate block in a reference<br>frame is calculated by this module and in case of approach to improve the compression receiving lower SAD, it will also update best coordinates. long a coarse-to- were achieved from the developed module under a nong a comparator is interarchical search, with the priority of minimizing Sum of the accuracy of the current contents of a custom-mathemore, it is a custom-mathemore, it is a current frame<br>proper prediction of Absolute Difference (SAD) between the current frame proper prediction for absolute Directive (SAD) between the current in excels especially at block and several candidates blocks on the reference There are three steps in the hierarchical motion estimation process: full resolution, half resolution and quarter resolution motion. During the full resolution step, frame is calculated by this module and in case of These coordinates are then further fine-tuned with half and quarter resolution steps: taking averages of pixel values, searching for small regions. The outputs *best\_x* and *best\_y* depict the *x* and *y* coordinates of the best match among the reference frames. As can be seen from the figure, the values of both *best\_x* and *best\_y* are at a stable point of 4. which means that the location for the best matching block in the reference frame for the current frame is precisely at 4x4. These coordinates frame.

# **Example 2** and the mediction **4.3 comparative analysis**

In addition to the differences in algorithm, it is important eforms that describe to make a comparative analysis of the proposed Inter erorms chacaescribe<br>a estimation module and Intra prediction models with respect previous works pproach to find the against existing work on H.265 video codec. This analysis **How the Commation:** A<br>k signal to indicate by Preports are taken into consideration to evaluate the signal, to mulcate and the model. One of the most critical aspects ITHE OF A SIMULATION.<br>Inning for resetting that drives efficiency, performance and scalability of like processing cores, memory blocks, I/O interfaces and for evaluating their performance gain as well efficiency will identify the changes in computational complexity (resource utilization in SoC). The resource utilization integrated circuits is resource utilization in SoC design. Involving Optimization of the use of all available resources



Fig. 6: Simulation results of the proposed inter prediction model with hierarchical motion estimation

specialized accelerators on SoC. This optimization helps the SoC to process complex computation needs with low-power budget and high-performance. The resource **relAted work** model is reported in Table 3. utilization of proposed Intra prediction with existing

The table 3 gives a quantitative comparison of the resource consumption metrics between proposed Intra secured consumption method accretion proposed main moder and emergy modern modern merries of also group, IOBs. The results are presented according to Smooth, concentrated on improving comparator sensitivity and Horizontal and Vertical with different prediction types. total gain in this design. B. Prathibha et al.[2] suggested a The proposed model utilizes much less Slice LUTs the proposed model and the model. Comparatively, the proposed Intra model is resource-efficient with respect proposed making and the comparison of the compare the response to the existing. It uses less Slice LUTs and Logic LUTs. This traditional comparator to the latter and large and hysteric comparator in the system of the state is a clear indication that the proposed model not only is a creat increaser and the prepared increases capabilities, but also ensures optimal usage and capet the matter, which was the comparator of proposed Inter-<br>of resources. The resource utilization of proposed Inter or researcest the researce atmisation or proposed meet.<br>prodiction with ovicting model is reported in Table 4. prediction with existing model is reported in Table 4.<br>ـ specialized accelerators on SoC. This optimization helps registers to improve its performance as it spends some<br>downyove buddictional resource contribution the proposed new more buddiction of proposed net and high-perform

The table 4 shows the comparison of resource utilization metrics between existing inter prediction model and proposed model. These metrics include Slice LUTs, Slide Registers and Bounded IOBs. The proposed model on the other hand shows a remarkable reduction in Slice LUT utilization with only 233 replacing the existing model's use of 7459. This significant reduction emphasized the effectiveness of the proposed model regarding logic implementation and could possibly help Arreducting power consumption as well improving overall<br>performance by decreasing the complexity of logic. The proposed model uses 40 Slice Registers a little more than the existing model (19). This implies that the proposed new model is added with more number of flip-flops or in reducing power consumption as well improving overall

1 depicts the block diagram of the proposed comparator. Table 3: Comparison results of Resource utilization (Intra *Resource utilization* **Prediction)**

	<b>Proposed Model</b>	<b>Existing</b>				
<b>Metric</b>	Smooth	Horizontal	Vertical	model 17		
Slice LUTs	228	1069	1355	1969		
Logic LUTs	228	1069	1355	1969		
<b>Slice Registers</b>	O	0				
<b>Block RAMs</b>	0	0				
Bounded IOB	262	262	262	262		

**Table 4: Comparison results of Resource utilization (Iner Prediction)**



registers to improve its performance as it spends some additional resource count in this particular metric. With only 8 Bounded IOBs used in the proposed model out of  $648$  with existing. As a result, the reduces I/O resources which can in which de utilized to interface with various external entities more efficiently and might save on total power consumption which is an important aspect of real-world applications deployment aimed at battery<br>...  $\theta$  comparator  $\theta$ which can in turn be utilized to interface with various life environment.

Table 5 presents the power report of the proposed intra prediction model. The dynamic power of the proposed power utilization is 1.967 W. The static power utilised by .<br>the proposed model is also less which is equal to 0.121W, whereas the static power of the conventional model is  $0.149$  W The total on chip power of the proposed model model using ICG is 0.893 W, whereas the existing models is 1.14W whereas the conventional method is 2.116W.

Figure 7 shows the on chip power report produced by the proposed model.

Table 6 shows the power report of the proposed inter prediction model that is hierarchical motion estimation. The proposed model with ICG obtain the dynamic power, static power and total on chip power as 1.025 Watt, 0.124 Watt and 1.149 Watt respectively. Whereas the conventional methodology using ICG produced a dynamic power, static power and total launching power as 1.934, 0.148 and 2.082 respectively.



**Table 5: Power report of Proposed Intra prediction model**



Fig. 7: On chip power report Intra prediction



# Table 6: Power report of Proposed Inter prediction model REFERENCES

#### **Chip Power**





estimation framework. These results clearly present Figure 8 shows the on chip power of the proposed motion the low power nature of the proposed framework in comparison to the conventional techniques.

#### **5. Conclusion**

**Internal motion estimation**<br> **Internal motion contracts to the contract of the USSE and the state of the USSE and the** efficiency. Adaptive intra-frame prediction utilizes the best allocation of modes and directions of the corresponding pixels. Hierarchical motion estimation reduces the errors in the motion vector prediction. Due to this, the video quality is high as the computational or other resources put into compression are low. Through integration of edge detection, content analysis and Sum of Absolute Differences (SAD) algorithms the model optimizes compression rates to meet the set standards yet maintaining visual quality. The proposed methodology overcomes the heavy computational load that H.265 encoding imposes, making it difficult to achieve realtime performance in resource-limited devices. This research has important consequences, demonstrating that the model can achieve a remarkable improvement in terms of computational and memory resource cost at such compression efficiency levels. The key contributions and findings were that the achieve the most substantial rise in the H.265 codec

#### **References**

- 1.8-V Low Power, High-Resolution, High-Speed ultra-high-definition neural video coding system." *IEEE*  1. Jia, Chuanmin, Xinyu Hang, Shanshe Wang, Yaqiang Wu, Siwei Ma, and Wen Gao. "Fpx-nic: An fpga-accelerated 4k *Transact ions o n Circuits and Systems for Video Technolo-*
	- Implemented in 45nm CMOS 2. Kurshid, Bimer, et al. "The Potential of Ultra-Wideband Printed Rectangular-Based Monopole Antennas." *National* 2. **CAMOS 2. Printed Rectangular-Based Monopole Antennas.**" *National* 2. Kurshid, Bimer, et al. "The Potential of Ultra-Wideband *Journal of Antennas and Propagation* 5.2 (2023): 14-20
		- **ISHRA ISHRA Implementation of EFSME for high efficient video** *1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh* coding standard." *Multimedia Tools and Applications* 81, 3. Chatterjee, Sumit Kumar, and Sravan Kumar Vittapu. no. 23 (2022): 34087-34103.
			- $5\,\mathrm{W}$   $(89\%)$   $\longrightarrow$  systems."IEEE Internet of Things Journal7.1 (2019): 16-32 4. Chettri, Lalit, and Rabindranath Bera. "A comprehensive survey on Internet of Things (IoT) toward 5G wireless
			- 1. And resolution, and rapid speed. The designed comparator is built on 45. Chatterjee, Sumit Kumar, and Sravan Kumar Vittapu.  $t_{\text{0.403W}}$  (39%)  $\sim$  3. Chatter jee, Sumit Kuman, and Stavan Kuman vite comparator for a highly linear 4-bit Flash A/D Converter (ADC). The outlined design "FPGA implementation of EFSME for high efficient video **0.594 W** (58%) **coding standard."** *Multimedia Tools and Applications* **81,** because of this mismatch. To compensate for the offset voltage, we followed a decent no. 23 (2022): 34087-34103.
			- **2002 6.** Saadawi, Enas Magdi, Abdelaziz Said Abohamama, and The designed comparator of the 4.2 Mohammed Fathi Alrahmawy. "IoT-based Optimal Energy 4 W (11%) Management in Smart Homes using Harmony Search Opticonsumed comparator is 48.7. The comparator is 48.7. The comparator of the comparator is the comparator of thi<br>Consequently comparator in the comparator of the comparator is 48.7. The comparator in the comparator in the c  $\text{prediction}$  and the area of the area of the comparator is  $\mathcal{L} = \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{$
			- 1. Zhang, Ying, Gen Li, and Lei Wang. "A High-Performance he proposed motion *er Architecture: 13th Conference, ACA 2020, Kunming,* with Low-Resource Utility FPGA Implementation of Variable Size HEVC 2D-DCT Transform." In *Advanced Comput-China, August 13–15, 2020, Proceedings 13*, pp. 325-333. Springer Singapore, 2020.
			- **How the community of the Supersy Computer** Communicum Communicum Communicum Communicum C. Sayed.<br>Migues. Man Res- 2. Zaki, Farid, Amr E. Mohamed, and Samir G. Sayed. o. Laki, Fariu, Alill L. Monaried, and Jalill O. Jayed.<br>CtuNet: A deep learning-based framework for fast CTU" etation of H265/HEVC intra-coding." Ain Shams Engi-<br>partitioning of H265/HEVC intra-coding." Ain Shams Engi*neering Journal* 12, no. 2 (2021): 1859-1866.
				- Features, serviceable pillars, and applications."Intelligent Pharmacy(2023) 9. Javaid, Mohd, et al. "5G technology for healthcare:
				- 10 Kopperundevi, P., Matcha Surya Prakash, and Shaik Rafi Ahamed. "A high throughput hardware architecture for deblocking filter in HEVC." Signal Processing: Image Com*munication 100 (2022): 116517.*
				- 11. Uvarajan, K. P., and K. Usha. "Implement A System For Crop Selection And Yield Prediction Using Random Forest Algorithm." *International Journal of communication and*  $\overline{a}$ computer rechnologies i.e.,  $(202\pi)$ ,  $21\text{-}20$ . *computer Technologies* 12.1 (2024): 21-26.
				- 12 Sheng, Qingxin, Chong Fu, Ming Tie, Xingwei Wang, Junxin threshold of MOSFETs is to fabricate the MOSFETs with tive Encryption Algorithm for H. 265/HEVC with Semantic lower gate capacitance. As the gate capacitance is lower Understanding." *IEEE Transactions on Circuits and Systems inderstations*, the management of chronic and systems for Video Technology (2024). Chen, and Chiu-Wing Sham. "A Chaos-based Tunable Selec-
				- reduce a lot will give a better head.<br>13. Zaki, Farid, Amr E. Mohamed, and Samir G. Sayed. to. Early Faria, Affire E. Monamed, and Barning. Based.<br>"CtuNet: A deep learning-based framework for fast CTU partitioning of H265/HEVC intra-coding." *Ain Shams Engi*neering Journal 12, no. 2 (2021): 1859-1866.
- 14. Wei, Lee, and Wai Cheng Lau. "Modelling the Power of RFID Antennas By Enabling Connectivity Beyond Limits." Na-Figure, PSRR, Gain, and CMRR performance. *tional Journal of Antennas and Propagation* 5.2 (2023): 43-48
- 15. Pastuszak, Grzegorz. "Multisymbol architecture of the entropy coder for H. 265/HEVC video encoders." *IEEE Trans-*<br>cetters.cn *Venul anne Saaks listemation (U.S.*) Surfans-29 actions on Very Large Scale Integration (VLSI) Systems 28,<br>- ac. 12, (2020): 2572, 2592 no. 12 (2020): 2573-2583.
- $s$ s have produced a variety  $s$  acceptable  $s$  variety of acceptable  $s$  of acceptable  $s$  of acceptable  $s$ 16. Premakumari, R. N., et al. "Modeling the dynamics of a<br>comparator surface with the factional ander approach to acmanne system asing the machonal order approach to as concentrated on improving comparator sensitivity and improving comparator sensitivity and in the linear Analysis 7.1 (2024): 89-109. marine system using the fractional order approach to as-
- 17. Gogoi, Sushanta, and Rangababu Peesapati. "A hybrid three-stage Comparator Comparator Comparator Comparator Superation algorithm for to gain a lower static and a lower distinguishing and a lower dispiration of Real-Time Image Processing 18,  $\frac{3}{2}$  (2021): 953-966.
- 18. Gogoi, Sushanta, and Rangababu Peesapati. "Design and ist sugger, sushanlar, and nangususud resempant subsign and implementation of an efficient multi-pattern motion estimation search algorithm for HEVC/H. 265." *IEEE Transactions on Consumer Electronics* 67, no. 4 (2021): 319-328.
- 19. George, Reny, et al. "Some existential fixed point results in metric spaces equipped with a Graph and it's application." *Results in Nonlinear Analysis* 7.1 (2024): 122-141.
- 20. Ni, Chi-Ting, Ying-Chia Huang, and Pei-Yin Chen. "A hardware-friendlyand high-efficiency H. 265/HEVC encoder for visual sensor networks." Sensors 23, no. 5 (2023): 2625.
- 21. Alarifi, Abdulaziz, Syam Sankar, Torki Altameem, K. C. Jithin, Mohammed Amoon, and Walid El-Shafai. "A novel hybrid cryptosystem for secure streaming of high efficiency H. 265 compressed videos in IoT multimedia applica-**ArchItecture of compArAtor** tions." *IEEE Access* 8 (2020): 128548-128573.
- 22. Park, Sehie. "All metric fixed point theorems hold for quasi-metric spaces." *Results in Nonlinear Analysis* 6.4<br>(2022): 114 127 (2023): 116-127.
- analog circuits with linear input-output characteristics. Tham-Quoc, Cuong. "FPGA-Based Hardware/Software Code-ES. Than-Quot, cuong. This based hardware/Software code-<br>sign for Video Encoder on IoT Edge Platforms." In *Interna*anglifier video Encoder on for Edge Tractorius. The *incernal*<br>tional Conference on Computational Science and Its Applicaprimary distinction between OTA and traditional OPAMP is *tions*, pp. 82-96. Cham: Springer Nature Switzerland, 2023.
- 24. Steinert, Fritjof, and Benno Stabernack. "Architecture of a Low Latency H. 264/AVC Video Codec for Robust ML based Image Classification: How Region of Interests can Minimize the Impact of Coding Artifacts." Journal of Sig-• Output Swing *nal Processing Systems* 94, no. 7 (2022): 693-708.
- Our target is a small change of ∆VGS and a sharp with Standard Fractional Vector Cross Product For A Vector Pair: Fractional Curl With Standard Fractional Vector Cross Product For A Vector Pair." Results in Nonlinear Anala differential amplifier with an Inverter. All the MOSFETs *ysis* 6.3 (2023): 19-29. 25. Kankarej, Manisha, and Jai Pratap Singh. "Fractional Curl
- 26. Lu, Yufan, Cong Gao, Rappy Saha, Sangeet Saha, Klaus D. McDonald-Maier, and Xiaojun Zhai. "FPGA-based dynamic deep learning acceleration for real-time video analytics." In *International Conference on Architecture of Computing Systems*, pp. 68-82. Cham: Springer International Publishing, 2022.
- 27. Lam, Duc Khai, Pham The Anh Nguyen, and Tuan Anh Tran. "Hardware Architecture for Realtime HEVC Intra Prediction." *Electronics* 12, no. 7 (2023): 1705. *DOI:* https://doi. org/10.3390/electronics12071705 .
- 28. Loukil, Hassen, and Abdulilah Mohammad Mayet. "Hardware implementation and validation of the fast variable block size motion estimation architecture for HEVC Standard." *Multimedia Tools and Applications* 82, no. 30 (2023): 46331-46349.