

Efficient Design of Up Sampler and Down using Single Electron Transistor-Metal Oxide Semiconductor Field Effect Transistor

Shobhika Gopnarayan^{1*}, Shriram Markande²

¹Research Scholar, Department of Electronics and Telecommunication Engineering, G. H. Rasoni College of Engineering and Management, Pune, India

²Principal and Professor, Department of Electronics and Telecommunication Engineering, Sinhgad Institute of Technology and Science, Narhe, Pune, India

KEYWORDS:

Down Sampler,
Up Sampler,
Single Electron
Transistor,
Complementary MOSFET

ARTICLE HISTORY:

Received : 22.11.2024
Revised : 19.01.2025
Accepted : 07.02.2025

DOI:

<https://doi.org/10.31838/jvcs/07.01.05>

ABSTRACT

The increasing demand for high performance and energy efficient electronics has led to significant advancements in nano-scale devices. Among these the single electron transistor (SET) stands out due to its potential for ultra-low power consumption and high sensitivity. This article presents an in depth study on the efficient design of SET based up samplers and down samplers. These components are crucial in modern communication systems for converting signals between different sampling rates. Our findings indicate that SETs offer substantial potential for reducing power consumption and enhancing the precision of sampling rate conversions although challenges such as thermal stability and integration with existing systems remain. This study aims to contribute to the development of more efficient and compact communication technologies by leveraging the unique properties of SETs. The SET-MOSFET Up-Down sampler reduced power consumption by approximately 99.97% to 99.99% compared to its MOSFET counterpart, with an operating speed of 5 MHz.

Author e-mail and ORCID ID: shobhika.gopnarayan phdetc@ghrcem.rasoni.net, <https://orcid.org/0000-0003-0453-6251>, <https://orcid.org/0000-0002-2928-9982>

How to cite this article: Gopnarayan S , Markande S. Efficient Design of Up Sampler and Down using Single Electron Transistor-Metal Oxide Semiconductor Field Effect Transistor, Journal of VLSI Circuits and System, Vol. 7, No. 1, 2025 (pp. 32-39).

INTRODUCTION

Single electron transistors are promising candidates for future nano electronic devices due to their unique ability to control electron flow at the level of individual electrons. This property makes SETs highly suitable for applications requiring extreme miniaturization and low power consumption. In communication systems, sampling rate conversion is essential for interfacing between different subsystems and for efficient signal processing.^[1,2] Up samplers and down samplers are integral components in this process necessitating efficient design strategies to harness the benefits of SET technology. Communication systems rely heavily on efficient signal processing techniques to transmit, receive and manipulate information. One crucial aspect of signal processing is sampling rate conversion which involves changing the sampling rate of a signal to match the requirements of different subsystems or improve

processing efficiency. Up samplers and down samplers enable the conversion between different sampling rates by increasing or decreasing the number of samples in a signal.

Traditional up samplers and down samplers are typically implemented using CMOS technology which has been the cornerstone of semiconductor devices for decades. However CMOS technology faces several challenges as device dimensions continue to shrink including increased power consumption, heat dissipation issues and limited scalability.^[3,4] These challenges necessitate exploring alternative technologies that can offer better performance and efficiency at the nano scale.^[5-7] SETs present a compelling alternative to CMOS based devices for implementing up samplers and down samplers. The Coulomb blockade effect which prevents electron flow unless specific energy conditions are met is the fundamental operating principle of SETs.^[8-10] This effect

allows SETs to control the transfer of individual electrons enabling precise and energy efficient operation.^[11,12] By leveraging the unique properties of SETs it is possible to design up samplers and down samplers that consume less power and offer greater scalability than traditional approaches.^[13]

As SETs need to operate at the nano scale, maintaining the necessary control over individual electron tunneling becomes difficult when scaling up, especially as the size of the device decreases. The ultra-sensitive nature of SETs makes them vulnerable to environmental noise and crosstalk from nearby components, affecting their performance when integrated into larger circuits.

At higher temperatures, thermal fluctuations can destroy the necessary conditions for electron tunneling, leading to performance degradation. SETs generally require extremely low temperatures (often in the milli-kelvin range) to maintain their quantum properties, making thermal management a critical issue for practical applications. The small scale of SETs means they can accumulate heat more quickly, which can destabilize the delicate charge states required for proper operation. These challenges hinder the widespread adoption of SETs in practical, large-scale applications and systems.

This article aims to explore the efficient design of SET based up samplers and down samplers focusing on their theoretical foundations, practical design considerations and performance metrics. Our goal is to provide insights into the potential of SET technology to revolutionize sampling rate conversion in communication systems paving the way for more efficient and compact devices.

SINGLE ELECTRON TRANSISTOR

A single electron transistor consists of a small conducting island connected to source and drain electrodes via tunnel junctions and capacitively coupled to a gate electrode.^[14,15] The fundamental operation of an SET relies on the Coulomb blockade effect which prevents electron flow unless the energy conditions are favorable.^[16,17] This effect allows the SET to control the transfer of individual electrons making it highly sensitive and capable of low power operation. This effect prevents electron flow until a sufficient voltage is applied, allowing precise control of electron movement. The fundamental components of SET are conducting island which is a nano scale region that can hold one or more electrons, a tunnel junction which is a thin insulating barrier that connects the island to source and drain electrodes allowing electrons to tunnel through and gate electrode which is capacitively coupled to the island where the gate electrode controls the potential of the island enabling the modulation of

electron flow.^[18-20] Coulomb Blockade occurs when the island's charge state prevents electron tunneling due to insufficient energy. This blockade can be overcome by applying a gate voltage that lowers the energy barrier.^[21] As the gate voltage increases, discrete steps in the current-voltage characteristic represent the addition of individual electrons to the island.^[22]

An SET based up sampler integrates SETs with digital signal processing (DSP) units to manage sample insertion and filtering. The SETs function as switches that control electron flow, generating the up sampled signal. Synchronization with the original signal's sampling rate is crucial for accurate up sampling. The design consideration includes tuning the threshold voltage to ensure proper SET operation during the up sampling process, managing temperature variations to maintain SET performance and prevent thermal instability and efficiently interfacing SETs with DSP units to ensure seamless operation and signal integrity. The various performance metrics includes power consumption quantifying the power savings achieved by SET-based designs compared to traditional CMOS approaches, sampling accuracy measuring the fidelity of the reconstructed signal to assess the accuracy of the up sampling process and speed evaluating the operational speed to ensure it meets the requirements of modern communication systems.

The architecture of an SET-based down sampler is similar to the up sampler, with SETs controlling the removal of samples from the original signal. The challenge is accurately selecting and removing the correct samples to achieve the desired lower sampling rate. The architecture of an SET-based up sampler involves the integration of SETs with digital signal processing (DSP) units to manage the insertion of samples and filtering. The SETs serve as switches that control the flow of electrons to generate the up sampled signal. The design must ensure that the switching action of the SETs is synchronized with the original signal's sampling rate to achieve accurate up sampling. The threshold voltage must be carefully tuned to ensure proper operation of the SETs in the up sampler. SET performance is highly sensitive to temperature variations, necessitating robust thermal management strategies. Efficient interfacing between the SETs and DSP units is critical for seamless operation. One of the primary advantages of SET-based designs is their low power consumption, which should be quantified and compared with traditional designs. The accuracy of the up sampling process is measured by the fidelity of the reconstructed signal. The operational speed of the SET-based up sampler should be evaluated to ensure it meets the requirements of modern

communication systems. Both up sampling and down sampling require effective low-pass filtering to remove unwanted high-frequency components and prevent aliasing. Designing filters that work efficiently with SET-based circuits is essential for maintaining signal quality. Evaluating the performance of single-electron transistor (SET)-based up samplers and down samplers involves a comprehensive assessment of various metrics that determine their efficiency, accuracy, and practicality in real-world applications. The key performance metrics include power consumption, sampling accuracy, speed and latency, noise immunity and integration capability

UP SAMPLER AND DOWN SAMPLER

Traditional up samplers and down samplers are typically implemented using CMOS technology. While CMOS technology has been the backbone of semiconductor devices it faces challenges such as increased power consumption, limited scalability and heat dissipation issues at nanoscale dimensions. As device dimensions shrink the leakage currents increases leading to higher power consumption. Increased power consumption results in more heat generation complicating thermal management. The scaling of CMOS technology is approaching its physical limits posing challenges for further miniaturization. Implementing precise sampling rate conversion with CMOS technology requires complex circuitry impacting device size and power efficiency. SETs offer a potential solution to these challenges due to their ability to operate at low voltages and their scalability to atomic dimensions. The primary motivation for this research is to explore the feasibility and advantages of SET based up samplers and down samplers which could lead to more efficient and compact communication systems.

Single electron transistors (SETs) offer a promising alternative to CMOS technology for nano-scale devices. SETs allows precise control of electron flow at the level of individual electrons.^[23] This unique property of SETs provides several advantages like ultra-low power consumption, high sensitivity, scalability and simplified design. SETs can operate at extremely low power levels making them suitable for energy efficient applications. The ability to control single electrons allows SETs to detect small changes in voltage enhancing their sensitivity. SETs can be scaled down to atomic dimensions enabling the development of ultra-compact devices. The inherent properties of SETs can simplify the design of sampling rate converters potentially reducing the complexity and size of the circuitry. The unique properties of SET open up new possibilities for applications in quantum computing, sensing and other advanced technologies.

Table 1: Comparison of metrics

Metric	SET-Based Design	CMOS-Based Design
Power Consumption	Very low	Relatively higher
Operating Speed	Low	High
Integration Complexity	High	Low
Thermal Stability	Poor	Good
Scalability	Limited	Excellent and scalable
Size	Very	Larger
Noise Sensitivity	High	Moderate
Cost of Fabrication	High	Moderate to low

Here's a table summarizing key metrics comparing SET-based design versus CMOS-based design. The comparison as shown in table 1 describes various metrics. For SET-based design, the power consumption is potentially of the orders of very lower magnitudes, operating speed typically in the MHz range, requires advanced fabrication techniques and precise control, needs low temperatures for stable operation and challenges with scaling down further due to quantum effects. The size of such designs is in nanometer scale and prone to noise and environmental disturbances. The fabrication cost is high due to complex fabrication process and low yield and requires precise charge control and isolation. Whereas for CMOS based designs, the power consumption is relatively higher but optimized in modern processes with higher speed of operation range from MHz to GHz. The low integration complexity due to mature technology and well operates at room temperature. The designs can be scalable to advanced nodes well supported by industry and larger in size in micron scale though shrinking with newer processes. The designs are moderate to noise sensitivity and can be mitigated with shielding and design techniques with moderate to low cost of fabrication due to mature and mass production and easier to control with established techniques.

This comparison highlights the trade-offs between SET-based designs and traditional CMOS designs, where SETs offer potential advantages in low power consumption but face significant challenges in integration, speed, and thermal stability. CMOS designs remain the dominant technology due to their established infrastructure and superior thermal performance.

Sampling rate conversion is a critical process in digital signal processing enabling the conversion of signals between different sampling rates. This process is




Fig. 1: Integrating SETs in digital signal processor

essential for interfacing between subsystems operating at different rates and for optimizing the performance of various signal processing tasks. Up sampling involves increasing the sampling rate by inserting additional samples typically followed by a low pass filter to reconstruct the signal at the higher rate. Conversely down sampling reduces the sampling rate by removing samples and applying a low-pass filter to prevent aliasing. Up sampling involves increasing the sampling rate of a signal by inserting additional samples typically zeros and then applying a low pass filter to reconstruct the signal at the higher rate. Down sampling conversely reduces the sampling rate by removing samples and applying a low pass filter to prevent aliasing. The efficiency and accuracy of these processes are crucial for maintaining signal integrity and performance in communication systems. The exploration of SET based up samplers and down samplers is driven by the need to

address the limitations of traditional CMOS technology and to harness the potential benefits of SETs.

The up sampling processes by increasing the sampling rate inserting additional samples into the original signal. The simplest method involves inserting zeros between the original samples effectively increasing the sampling rate by an integer factor. After zero insertion, a low-pass filter is applied to remove high frequency components introduced by the up sampling process, reconstructing the signal at the higher sampling rate. Down Sampling processes reducing the sampling rate by removing samples from the original signal. The simplest method involves selecting every n th sample and discarding the rest, effectively reducing the sampling rate by an integer factor. Before decimation, a low-pass filter which is an anti-aliasing filter is applied to prevent aliasing by removing high frequency components that could distort the down sampled signal. This research aims to develop efficient and scalable sampling rate converters that can meet the demands of modern and future communication systems.

The flowchart summarizes the generalized process of integrating SETs in digital signal processors as shown in figure 1. The overall process includes digital signal processor requirements are defined first by identifying the key performance criteria required. The logic gates and filters are constructed using SET based circuits and needs nanofabrication techniques to manufacture the SETs at required scale [24]. Further process is testing of the SETs for key electrical parameters such as current and voltage and performance metrics like noise and reliability. After this integrate the SET circuits into DSP architecture incorporating them into the core logic and memory subsystems. Employ the techniques to reduce the impact of noise and power consumption such as shielding and power gating. Ensure the thermal stability by incorporating proper heat dissipation techniques as SETs are sensitive to temperature. Perform functional testing to validate the DSP's behavior ensuring proper operation across different environmental conditions. Combine the SET-based DSP with other necessary components such as I/O interfaces, communication modules and power management. Conduct comprehensive testing and debugging to fix issues before deployment. The integrated DSP with SETs is either deployed for use or further evaluated for specific applications. This flowchart gives a clear overview of the steps involved in integrating SETs into a DSP system covering the challenges of fabrication, integration, power management and testing.

In modern communication systems, SET-based Up-Down Samplers can offer several advantages due to their

low power consumption and high sensitivity. Wireless communication systems, such as 5G and IoT devices, often require efficient signal processing with minimal power consumption. SET-based Up-Down samplers can be used to sample the incoming analog signals with extremely low power dissipation, making them suitable for battery-operated devices where energy efficiency is crucial. The low power consumption of SET-based samplers helps extend battery life while ensuring accurate signal processing in wireless communication. Software-Defined Radios are used in modern communication systems to dynamically reconfigure hardware for different communication protocols. The Up-Down sampler based on SET-MOSFETs can be integrated into SDRs to enable precise sampling of high-frequency signals with minimal energy usage. In high-performance communication systems, analog to digital converters are crucial for converting analog signals to digital form for processing. SET-based Up-Down samplers can be used in the front-end of ADC systems to ensure that the signal is sampled accurately with extremely low power consumption. Many modern communication systems rely on low-power sensors for data acquisition, such as environmental sensors or healthcare monitoring devices. These sensors need to sample signals with minimal power consumption to operate for extended periods. SET-based samplers can condition the incoming signal before transmission to a central processing unit. IoT devices often need to operate in highly constrained environments, where power consumption is critical. SET-based samplers can be used in IoT communication modules to sample the received signal with low power, facilitating efficient signal processing and data transmission. Radio frequency (RF) communication systems, such as those used in satellite communication or high-frequency radio links, require high-speed sampling and signal processing. SET-based Up-Down samplers can be used to sample high-frequency RF signals with precision and low power consumption. Time-to-Digital Converters (TDCs) are used in systems requiring high-resolution time measurement, such as radar or communication systems. SET-based Up-Down samplers can be used to sample the time intervals with very fine resolution while consuming minimal power. SET-based samplers consume a fraction of the power compared to traditional MOSFET-based samplers, making them ideal for energy-sensitive applications.

The integration of SET-based Up-Down samplers into modern communication systems offers the potential for significant improvements in energy efficiency, sensitivity, and miniaturization, making them ideal for a wide range of applications in wireless communication, IoT, RF systems, and data acquisition. These benefits can enable

next-generation communication devices to achieve high performance while minimizing power consumption.

SIMULATION AND RESULTS

The simulations were conducted using industry standard tools such as SPICE^[25-28] and Cadence^[29] which are widely used for modeling and analyzing semiconductor devices and circuits. Key parameters for SETs included island size, tunnel junction resistance and gate capacitance. These parameters were chosen to optimize the single-electron effects and minimize power consumption. Standard 14nm CMOS technology parameters were used for the MOSFETs focusing on achieving high speed operation and reliability. Figure 2 and figure 3 shows the input, output waveforms obtained after simulating the SPCIE based circuit of down sampler and up sampler respectively. The integration of SETs and MOSFETs was modeled to ensure proper interaction between the two types of transistors. The dual-gate configuration was particularly emphasized to balance control and performance.

Various scenarios were simulated to evaluate the Up sampler and down sampler performance.

The input signal is X_0-3,
output signal dnsout_0_ - 3,

clock signal is V(ool) which is the down sample clock. The results shown in figure 2 are for down sampler 4 so it skip 4-1 samples in between the two successive samples.

The signals recorded in this simulation are as discussed below:-

X_0-3 inputs
Upsout_0_ - 3 outputs
V(ool) is up sample clk

The results shown in figure 3 are for up-sampler 4 so it place 4-1 samples as zeros in between the two successive samples.

The up-down samplers are able to handle signal processing with extremely low power consumption while maintaining precision and control. This is particularly significant in low-power or battery operated devices where power efficiency is critical. The up sample and down sample functionality involves taking samples of the input signals at regular intervals either increasing or decreasing the sampling rate. The SET-MOSFET based sampler perform this task with a high degree of precision since SETs are sensitive to small change fluctuations enabling accurate signal processing even in low-voltage and low-power environments. The clock pulse is the control signal that determines the sampling rate and synchronization of the




Fig.2: Down sampler wave forms




Fig. 3: Up sampler wave forms

up-sampling and down-sampling operations. By using a clock signal the SET based sampler ensures that the signal is sampled consistently at the right intervals. This synchronization is essential for avoiding data loss or timing errors in the processed signal. The four nit input handles 16 distinct values from 0000 to 1111 in binary. The four bit output ensures that the sampled signal is

represented in manageable and standardized digital format providing the necessary resolution in signal processing. Definitely a higher bit-depth may provide finer resolution, but a four-bit system is efficient in terms of power and resource utilization which is particularly useful in applications where moderate resolution suffices such as simple communication devices and embedded

systems. Efficient sampling reduces the amount of data transmitted by down sampling and enhances data quality by up sampling when needed. The proposed SET-MOSFET-based Up sampler and down sampler was simulated using a standard CMOS technology node as a reference. Key performance metrics, including power consumption and delay were evaluated. The operating input and output voltage has a magnitude of 20 mv and the low current value in the range of 1 to 50 micro amperes are responsible for very less power dissipation. The power dissipation for SETMOS is around 20 nano watt to 1 micro watt. The SET-MOSFET Up-Down sampler showed a reduction in power consumption by approximately 99.97 % to 99.99 % compared to its MOSFET counterpart. The operating speed for SET-MOSFET is 5MHz.

CONCLUSION

The performance metrics of SET-based up sampler and down sampler including power consumption, sampling accuracy, speed and latency, noise immunity and integration capability are critical for evaluating their feasibility and efficiency in practical applications. By optimizing these metrics, SET-based sampling rate converters offer significant advantages over traditional CMOS-based designs, paving the way for more efficient, compact and scalable communication systems.

FUTURE CONSIDERATIONS

Future research should focus on developing robust fabrication techniques, improving thermal stability and integrating error correction mechanisms. Additionally, exploring the potential of hybrid systems that combine SETs with other emerging nano scale devices could lead to even greater advancements in sampling technology. Integrating SET-based up samplers and down samplers into existing communication systems requires careful consideration of compatibility and interfacing. Hybrid systems combining SETs with traditional CMOS components may offer a transitional solution. Noise and device variability are significant challenges in SET-based designs. Strategies such as error correction, redundancy and adaptive control can help mitigate these issues. By leveraging the unique properties of SETs, it is possible to design more efficient, compact and scalable sampling rate converters, paving the way for advanced communication systems.

Author Contributions: The conceptualization, methodology, software, validation, formal analysis, investigation, resourcess, data curation and writing original draft preparation is done by Shobhika Gopnarayan. The writing reviews, visualization, supervision and project administration are

provided by Dr. S.D. Markande. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding

Informed Consent Statement: Not applicable

Data Availability Statement: The data regarding programming, simulation and validation is available with the corresponding author and will be readily available to the readers as and when required as per the request.

Acknowledgments: The authors would like to acknowledge G.H. Raison College of Engineering and Management, Wagholi, Pune and Sinhgad Institute of Technology and Science, Narhe, Pune for providing resources and support for this research.

Conflicts of Interest: The authors declare no conflicts of interest.

REFERENCES

- [1] Likharev, K. K. (1999). Single-electron devices and their applications. *Proceedings of the IEEE*, 87(4), 606-632. <https://doi.org/10.1109/5.752518>
- [2] Ahsan, M. Z. (2018). Single electron transistor (SET): operation and application perspectives.
- [3] Durrani, Z. A. K. (2009). Single-electron devices and circuits in silicon. *World Scientific*. <https://doi.org/10.1142/p650>
- [4] Amat, E., Bausells, J., & Perez-Murano, F. (2017). Exploring the influence of variability on single-electron transistors into SET-based circuits. *IEEE Transactions on Electron Devices*, 64(12), 5172-5180. <https://doi.org/10.1109/TED.2017.2766180>
- [5] Velliangiri, A. (2024). Security challenges and solutions in IoT-based wireless sensor networks. *Journal of Wireless Sensor Networks and IoT*, 1(1), 8-14. <https://doi.org/10.31838/WSNIOT/01.01.02>
- [6] Dan, S. S., & Mahapatra, S. (2010). Impact of energy quantisation in single electron transistor island on hybrid complementary metal oxide semiconductor-single electron transistor integrated circuits. *IET circuits, devices & systems*, 4(5), 449-457. <https://doi.org/10.1049/iet-cds.2009.0341>
- [7] Delwar, T. S., Biswas, S., & Jana, A. (2017). Realization of hybrid single electron transistor based low power circuits in 22 nm technology. *Comput Sci Eng*, 20, 27.
- [8] Kavitha, M. (2024). Enhancing security and privacy in reconfigurable computing: Challenges and methods. *SCCTS Transactions on Reconfigurable Computing*, 1(1), 16-20. <https://doi.org/10.31838/RCC/01.01.04>
- [9] Rahim, R. (2024). Review of modern robotics: From industrial automation to service applications. *Innovative Reviews in Engineering and Science*, 1(1), 34-37. <https://doi.org/10.31838/INES/01.01.08>
- [10] Hu, C., Cotofana, S. D., & Jiang, J. (2004). Single-electron tunneling transistor implementation of periodic symmet-

- ric functions. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 51(11), 593-597. <https://doi.org/10.1109/TCSII.2004.836037>
- [11] Yen, L. J., Isa, A. R. M., & Dasuki, K. A. (2005). Modeling and simulation of single-electron transistors. *Malaysian Journal of Fundamental and Applied Sciences*, 1(1). <https://doi.org/10.11113/mjfas.v1n1.9>
- [12] Kim, J. H., Lee, Y. K., You, H., An, S. J., & Kim, T. H. (2014). U.S. Patent Application No. 14/199,505.
- [13] Deng, G., & Chen, C. (2012). A SET/MOS hybrid multiplier using frequency synthesis. *IEEE transactions on very large scale integration (VLSI) systems*, 21(9), 1738-1742. <https://doi.org/10.1109/TVLSI.2012.2220153>
- [14] Sadulla, S. (2024). Techniques and applications for adaptive resource management in reconfigurable computing. *SCCTS Transactions on Reconfigurable Computing*, 1(1), 6-10. <https://doi.org/10.31838/RCC/01.01.02>
- [15] Uchida, K. U. K., Matsuzawa, K. M. K., Koga, J. K. J., Ohba, R. O. R., Takagi, S. I. T. S. I., & Toriumi, A. T. A. (2000). Analytical single-electron transistor (SET) model for design and analysis of realistic SET circuits. *Japanese Journal of Applied Physics*, 39(4S), 2321. <https://doi.org/10.1143/JJAP.39.2321>
- [16] Castro-González, F., & Sarmiento-Reyes, A. (2014, April). Development of a behavioral model of the single-electron transistor for hybrid circuit simulation. In *2014 International Caribbean Conference on Devices, Circuits and Systems (ICDCS)* (pp. 1-6). IEEE. <https://doi.org/10.1109/ICDCS.2014.7016179>
- [17] Bai, Z., Liu, X., Lian, Z., Zhang, K., Wang, G., Shi, S. F., ... & Song, F. (2018). A silicon cluster based single electron transistor with potential room-temperature switching. *Chinese Physics Letters*, 35(3), 037301. <https://doi.org/10.1088/0256-307X/35/3/037301>
- [18] Beaumont, A., Dubuc, C., Beauvais, J., & Drouin, D. (2009). Room temperature single-electron transistor featuring gate-enhanced on-state current. *IEEE electron device letters*, 30(7), 766-768. <https://doi.org/10.1109/LED.2009.2020583>
- [19] Stewart Jr, M. D., & Zimmerman, N. M. (2016). Stability of single electron devices: charge offset drift. *Applied Sciences*, 6(7), 187. <https://doi.org/10.3390/app6070187>
- [20] Deyasi, A., & Sarkar, A. (2019). Effect of temperature on electrical characteristics of single electron transistor. *Microsystem Technologies*, 25(5), 1875-1880. <https://doi.org/10.1007/s00542-018-3725-5>
- [21] Cao, S., Yang, H., Lu, S., & Qian, F. (2024). Fine Tuning SSP Algorithms for MIMO Antenna Systems for Higher Throughputs and Lesser Interferences. *International Journal of Communication and Computer Technologies*, 12(2), 1-10. <https://doi.org/10.56578/ijccts.v12i2.231>
- [22] Lientschnig, G., Weymann, I., & Hadley, P. (2003). Simulating hybrid circuits of single-electron transistors and field-effect transistors. *Japanese journal of applied physics*, 42(10R), 6467. <https://doi.org/10.1143/JJAP.42.6467>
- [23] Sahu, S. K., & Mazumdar, K. (2024, June). State-of-the-art Analysis of Single Electron Transistor. In *2024 IEEE 3rd International Conference on Electrical Power and Energy Systems (ICEPES)* (pp. 1-6). IEEE.
- [24] Abdullah, D. (2024). Design and implementation of secure VLSI architectures for cryptographic applications. *Journal of Integrated VLSI, Embedded and Computing Technologies*, 1(1), 21-25. <https://doi.org/10.31838/JIVCT/01.01.05>
- [25] Jain, A., Ghosh, A., Singh, N. B., & Sarkar, S. K. (2015). A new SPICE macro model of single electron transistor for efficient simulation of single-electronics circuits. *Analog Integrated Circuits and Signal Processing*, 82, 653-662. <https://doi.org/10.1007/s10470-015-0491-5>
- [26] Jia, C., Chaohong, H., Cotofana, S. D., & Jianfei, J. (2004, August). SPICE implementation of a compact single electron tunneling transistor model. In *4th IEEE Conference on Nanotechnology, 2004.* (pp. 392-395). IEEE. <https://doi.org/10.1109/NANO.2004.1392361>
- [27] Jagan, B. O. L. (2024). Low-power design techniques for VLSI in IoT applications: Challenges and solutions. *Journal of Integrated VLSI, Embedded and Computing Technologies*, 1(1), 1-5. <https://doi.org/10.31838/JIVCT/01.01.01>
- [28] Brunvand, E. (2009). *Digital VLSI chip design with Cadence and Synopsys CAD tools.* Addison-Wesley Publishing Company.
- [29] Muralidharan, J. (2024). Optimization techniques for energy-efficient RF power amplifiers in wireless communication systems. *SCCTS Journal of Embedded Systems Design and Applications*, 1(1), 1-6. <https://doi.org/10.31838/ESA/01.01.01>