

Analysis of Reliability for Flash Type Analog to Digital Converter

NGUYEN TAN DANH

IT lecturer, FPT University, Vietnam

Email: DanhNT16@fe.edu.vn

Received: 03.10.20, Revised: 13.11.20, Accepted: 23.12.20

ABSTRACT

Analog to digital converters plays a prominent role in the all the electronic devices to convert the continuous data in to digital data. During the conversion of the data a wide number techniques as already developed such as wallc tree, Fat tree etc. In this paper we proposed a novel 3-bit encoder which is produce the results with the high speed and less power dissipation respectively.

Keywords: digital converter

Introduction

A to D converters plays a one of the prominent role in the current day high end electronic systems. These can be acts as the functional blocks many of the current day applications such as system on chip(SOC),data conversion, signal processing, mixed

signal design etc. already we have a multiple number of the A to D architectures are available like flash type A to D, ramp type, comparator type, successive approximate type etc. number of architectures are available. Figure 1 indicates the conventional type of A to D architecture.




Fig:1

The flash type converts the Analog input (continuous in amplitude and continuous in time) and it finally converts the in to digital value(either 0 or 1) respectively.

Background

Various types of encoders are already available such as wallc tree encoder, multiplexer type encoder, fast

The rest of the paper is organised as follows: section 2 introduces the basic information different types of encoders, proposed 3 bit encoder respectively.

tree type encoder etc. these types of encoders are quit commonly used in the different types of A to D

converters in order to convert the Analog data in to digital data[1-3].

Wallc tree multiplier

It is one type of encoder which basically counts the

number of 0s and 1s. Figure 2 shows the wallc tree encoder[4-8]. This type of topology can be can be used in the A to D converters and major disadvantage of the technique could be large delay and more power dissipation.




Fig.2: Wallace tree encoder.

Fat-Tree Based Encoder

Fat tree encoder has the less delay and area when compared to the conventional ROM type encoder and

Wallace type encoder. Figure 3 depicts the 15 to 4 bit fat tree encoder respectively[9-10].




Fig.3: Fat tree encoder.

Proposed Encoder

The proposed architecture using the 3 bit encoder as shown in figure 4. And it can be designed using the set of multiplexers. The proposed architecture

consists of the three multiplexer designed using the CMOS technology. Table 1 indicates the compression of the existed architecture with the different types of the architectures respectively.




Fig.4: proposed 3 bit encoder.




Fig.5: Reliability of encoder over 2K samples.

The proposed encoder variations were measured over the range of -20C to 80C. The variation of the delay can be observed by applying the statistical

analysis. From the obtained results it indicates the mean could be 369.542p and standard deviation is the 61.394p respectively.




Fig:6

Comparison of proposed encoder with existed structure

Conclusion

The novel mux based encoder is proposed in this paper and which can be used to reduce the delay and power. It can be perfectly suitable for the different types of the Analog to digital converters. This type of the encoder can also be suitable for the communication and other set of the protocols respectively.

References

1. Sunghyun Park, Yorgos Palaskas and Michael P. Flynn, "A 4-GS/s 4-bitFlash ADC in 0.18 nm CMOS", in IEEE Journal of Solid State Circuits, vol.42, no. 9, pp. 1865-1872, Sep. 2007.
2. Y. Li, and E. S. Sinencio, "A Wide Input Bandwidth 7-bit 300-MSample/sFolding and Current-Mode Interpolating ADC", in IEEE Journal of Solid-State Circuit, vol. 38, no. 8, pp. 1405-1410, Aug. 2003.

3. O. Nys and R. K. Henderson, "A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging" in IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 933-942, Jul 1997.
4. A. Celebi, O. Aytar and A. Tangel, "A 10-Bit 500Ms/s Two-Step Flash ADC" in EUROCON 2005 - The International Conference on Computer as a Tool, Belgrade, 2005, pp. 898-901.
5. C. H. Chan; Y. Zhu; S. W. Sin; U. Seng-Pan; R. P. Martins; F. Maloberti, "A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. PP, no. 99, pp. 1-11
6. S. Banik, D. Gangopadhyay and T.K. Bhattacharyya, "A Low Power 1.8 V 4-Bit 400 MHz Flash ADC in 0.18 um Digital CMOS", in Proceedings of the 19th International Conference on VLSI Design 2006.
7. Donald A.K, Navadeep S.S and Eric J.S, "A 12-bit 1 MHz Two-Step Flash ADC", in IEEE Journal of Solid State Circuits, vol. 24, no. 2, pp. 250-255, April 1989.
8. E. Sail, M. Vesterbacka and K. A. Ola. "A study of digital decoders in flash analog-to-digital converters." in Circuits and Systems, 2004. ISCAS04. Proceedings of the 2004 International Symposium on. Vol. 1. IEEE, 2004.
9. R. Sindhuja, V. Navaneethakrishnan and A. Kavitha, "Low power encoder for flash ADC architecture," in 2016 3rd International Conference on Computing for Sustainable Global Development (INDIACom), New Delhi, 2016, pp. 1521-1524.
10. N. Agrawal, R. Paily, "An Improved ROM Architecture for Bubble Error Suppression in High Speed Flash ADCs", in Proc. Of AISPC, pp. 1-5 2008.