

A 3.7-4.8GHz Programmable Integer-N PLL With Multi-Modulus Divider and Tunable VCO in Standard 45nm CMOS Technology

Dr. Garima Kapur*,

Jaypee Institute of Information & Technology, Noida

Keywords:

Phase Lock Loop,
Programmable VCO,
programmable frequency divider,
source switched charge pump,
three state phase frequency detectors.

ARTICLE HISTORY:

Received : 04.03.2025

Revised : 01.04.2025

Accepted : 12.04.2025

DOI:

<https://doi.org/10.31838/jvcs/07.01.10>

ABSTRACT

This paper presents a comprehensive study of each phase-locked loop (PLL) component to enhance its flexibility for various applications. First, a differential voltage-controlled oscillator (VCO) is designed with programmability enabled through a capacitor bank controlled by a 4-bit word, allowing it to cover a wide frequency range. Second, an integer-type frequency divider is implemented using a multi-modulus technique, introducing programmability to the divider. The multi-modulus divider consists of seven divider stages, where each stage can divide the input frequency by a factor of two or three, controlled by a seven-bit control word, enabling a wide range of division values. Since the frequency decreases after each stage, each divider stage is optimized for power efficiency. Third, a phase-frequency detector is designed with an extended phase detection range from -2π to $+2\pi$. Additionally, a charge pump and loop filter are designed to provide a stable control voltage, ensuring the VCO operates at the desired frequency. The PLL is designed using the Cadence Virtuoso Analog Design Environment with 45nm CMOS technology and simulated using the Spectre simulator. Operating at a 1.1V supply, the PLL achieves a lock state in 14 μ s while consuming 27.4mW of power. The designed PLL delivers stable output frequencies in the range of 3.7-4.8GHz. The PLL shows PSRR of about 8dB when a small AC noise source ($V_n=1$ mV) applied on the power supply.

Author's e-mail ID: garima.kapur@mail.jiit.ac.in

How to cite this article: Kapur G. A 3.7-4.8GHz Programmable Integer-N PLL With Multi-Modulus Divider and Tunable VCO in Standard 45nm CMOS Technology, Journal of VLSI Circuits and System, Vol. 7, No. 1, 2025 (pp. 75-82).

INTRODUCTION

The advances in wireless technology have made the transfer or sharing of information simple and efficient thereby maximizing its impact to society around the globe. Due to these advances more memory space is required to store such a large transfer of information. This can only be done by reducing the device size which means scaling of MOS transistor to deep submicron levels. The most important part of wireless technology is the wireless trans-receiver. Its role is to transmit or receive the information to (or from) the wireless device. In the wireless trans-receiver, the frequency synthesizer is responsible for generating a stable output frequency which is used further to mix the received signal down to lower frequencies and vice-versa. This stable output frequency is generated by using Phase Locked Loop (PLL). PLL design consists of five components namely, Phase Frequency Detector (PFD), Charge Pump

(CP), Loop Filter (LF), Voltage Controlled Oscillator (VCO) and Frequency Divider. The PLL is designed for Bluetooth application. However, with tuning ability of our proposed VCO and programmability in frequency divider, the proposed frequency synthesizer design can be utilized for several other wireless applications also.^[1-4] From two decades several designs have been published of low power charge pump, accurate loop filters, tunable VCOs and frequency dividers.^[5-12] Before actual transistor level closed loop simulation of PLL, the mathematical modeling of PLL is to done using MATLAB Simulink. This is done in order to save time and to get an idea that whether the loop is going to lock or not. Also, the model of PLL at Simulink can also be imported with Verilog code of different components of PLL and thus can be tested using FPGA. Hence the paper first illustrates the design of various PLL components with their basic circuits. Then, later in the paper, PLL simulation results are presented. Furthermore, using system generator Verilog implementation of PLL can be imported to

Simulink and the designs can be tested using any FPGA board. The proposed design can also be fabricated using CMOS process, but integrating several components will be challenging.

THREE-STATE PHASE FREQUENCY DETECTOR

The schematic of designed PFD is shown in Figure 1. The Reference signal (f_{ref}) and the divided output signal (f_{vco}/N) acts as input clock signals to both of the D flip-flops. The inputs of D flip-flops are always remained connected to logic high which in this case is power supply voltage V_{dd} . The Phase Frequency Detector outputs are named UP and DN which are also connected to the input terminals of AND gate whose output is connected reset (rst) terminals of both the flip-flops.




Fig. 1: Schematic of PFD

A. Characteristics of designed PFD

- Both phase as well as frequency difference between the two input signals can be detected.
- It has highest linear phase detection range of thereby increasing Lock-in range of PLL.
- Edge-triggered implementation makes output of this PFD independent from duty cycle of the input signals.
- This circuit will change the state only at the rising edges of the inputs as the D inputs are always connected to logic '1'.

CHARGE PUMP AND LOOP FILTER

The MOS switches (UP and DN) are connected to the source terminals of their respective current mirrors as shown in Figure 2 thus, configuration is known as source-switched charge pump. Also the signal at 'UP' is passed through a NOT gate before entering the Charge Pump. This is because, the MOS switch for 'UP' signal is made using PMOS. Whereas, for 'DN' signal, NMOS is used as a switch.




Fig. 2: Schematic of source switched charge pump.

A. Characteristics of designed Charge Pump

- In this topology, charge pump current (I_{cp}) at the output is independent of the switching time because the bias transistors M2c and M1c (shown in Figure 2) are not connected to switches. This was not the case with gate-switch topology where, reduction in I_{cp} leads to low switching time.
- Higher switching speed is attained since, the switch is connected to a single transistor with lower parasitic capacitance.
- In OFF state DN switch gets connected to virtual ground thereby, giving higher output impedance which results from series connection of two transistors in OFF state. Due to this, leakage current is also gets reduced.
- Transistors M1c and M2c will always remain in saturation due to which no current spikes exists in this topology.
- This topology can handle higher frequencies.

VOLTAGE CONTROLLED OSCILLATOR

The programmable differential VCO in this PLL synthesizer is designed using complimentary CMOS topology. The VCO is made programmable using capacitor bank which is used for discrete frequency tuning. The combined schematic diagram is shown in Figure 3.

The proposed VCO generates oscillations at all possible 16 input control words. Therefore, it can be concluded that the VCO is programmable. The proposed VCO generates frequencies between 3.7-4.8GHz having phase

noise between -94 to -100.21dBc/Hz @ 1MHz frequency offset. and tuning linearity is 200MHz/V. The proposed VCO consumes 12 mW power. All the simulated results are summarized in table 1.




Fig. 3: Schematic of proposed programmable VCO.

FREQUENCY DIVIDER

Our proposed PLL synthesizer uses truly modular fully programmable divider architecture^[7] as it has high reusability, simple layout, easy optimization, high flexibility, and low power consumption.

A. Circuit design of D Latch

The D latch is designed using Current-mode Logic (CML) topology. In this topology, instead of having seven blocks in total (four D latches and three AND gate) used in conventional topology, only four blocks exist in the designed combined AND_D Latch schematic is shown in Figure 4.




Fig. 4: Schematic of AND_D latch.

B. 2/3 DIVIDER cell

A single 2/3 cell [8] is designed using four D Latches. The resulting circuit now behaves as 2/3 divider which can divide input frequency by a factor of 2 or 3 depending on

control pin (p). Means, if p=0 then the cell divides by 2 and if p=1 the cell will divide by 3. The designed 2/3 cell schematic is shown in Figure 5.




Fig. 5: 2/3 Divider cell schematic.

In this PLL, we are using reference frequency of 20 MHz and VCO frequency of 4.8 GHz. Therefore to scale down the frequency of 4.8 GHz to 20 MHz, the division ratio needed can be calculated as follows,

$$\begin{aligned} F_{vco} &= M \cdot F_{ref} \\ \Rightarrow M &= F_{vco}/F_{ref} \\ M &= 240 \end{aligned}$$

Since the VCO is tunable, therefore the minimum frequency given by it is 3.7 GHz for this frequency the ratio of $M=185$. Therefore, the division ratio range need is from 240 to 185.

Thus, taking $n=7$ such that the division ratio ranges from $2^7(=128)$ to $2^{7+1}-1 (= 255)$. The actual divider circuit top level architecture is shown in figure 6.




Fig. 6: Designed 7-bit differential multi-modulus divider.

Thus, we conclude that when $n = 7$, the desired divide ratio(185 to 240) lies in case when 7 stages are used which provides divide ratios between(128 to 255). These divide ratios are obtained using control pins p0,p1,p2,p3.....p6 which decides whether to divide by 2 or 3 with the help of seven-bit control word.

PROPOSED PLL SIMULATION IN SIMULINK

In order to save time and to get an approximate idea of closed loop behavior of PLL, each component of PLL is converted into mathematical model from transistor level. This is done by using MATLAB Simulink. The properties

of each mathematical block are their respective values which are extracted from transistor level simulation. With this, all the components are combined and simulated together to obtain quick and accurate results of various loop analysis such as Loop dynamic behavior, stability, and output performance.

A. PFD design in Simulink.

The Simulink model of tri-state phase frequency detector (PFD) is made using different components like, AND gate, D flip-flop from their respective libraries. The resulting circuit in Simulink is shown in Figure 7.




Fig. 7: PFD schematic.

B. Charge pump and loop filter in Simulink

The combined circuit of CP-LF in Simulink is shown in figure 8. The circuit in this figure is designed similar to the circuit of figure 2.




Fig. 8: Charge pump loop filter schematic in simulink




Fig. 9: Charge pump PLL in Simulink

C. Simulation results of PLL in Simulink

Transient simulation is done for the case when divide ratio is 240 (ratio to divide 4.8GHz frequency to 20MHz reference frequency) and gain of VCO is 200MHz/V. The resulting waveform is shown in figure 10. From figure 7.7 it can be concluded that the loop gets locked successfully after 5us.

SIMULATION RESULTS OF PROPOSED PLL IN CADENCE VIRTUOSO.

The PLL circuit is realized by connecting all the designed blocks namely, Phase Frequency Detector (PFD)(Section II), Charge Pump (CP)(Section III), Loop Filter (LF), Voltage Controlled Oscillator (VCO)(section IV) and Frequency Divider (FD)(section V) in a closed loop. The resulting circuit is shown in Figure 11. The proposed PLL is simulated using “Cadence Virtuoso Analog Design Environment” and using 45nm technology file. The circuit is simulated using “Spectre” simulator. The voltage supply used is 1.1V. The input frequency is 20MHz.




Fig. 10: Transient simulation of PLL.

The transient simulation of PLL is done for the case when output frequency of VCO is 4.8GHz. This is done by setting its switches as $s_0=s_1=s_2=s_3=0$ to get 4.8GHz as its output frequency (table 5.1).




Fig. 11: Schematic of proposed PLL

To get the exact frequency, the constant tuning voltage of 680mV is required from charge pump. Now this frequency is to be scaled down to 20MHz, so division ratio is calculated as follows

$$\begin{aligned} F_{vco} &= M \cdot F_{ref} \\ M &= 4.8\text{GHz}/20\text{MHz} \\ M &= 240 \end{aligned}$$

Thus, the 7-bit control word for the frequency divider would be “1110000” where, $P_0=P_1=P_2=P_3=0$ and $P_4=P_5=P_6=1$. Thus, the transient simulation results of PLL for this case are shown in figure 12 to 16. Figure 12 display transient simulation output of charge pump in closed loop and 13 represents VCO waveform. Figure 14 displays phase frequency detector transient response of reference frequency and VCO frequency and figure 15 shows PLL in Locked State. The proposed PLL can also be fabricated 45nm CMOS process keeping following challenges; frequency divider, phase-frequency detector switches at high frequency which can introduce substrate noise, PLL require stable clock routing which are free from jitters and skews, parasitic capacitances of VCO can vary tuning range and frequency, charge pump is sensitive to leakage currents, and most importantly charge pump mismatch dur to process variations is very critical. Post layout simulation using extracted file, Corner / Monte Carlo simulations, jitter and phase noise analysis will definitely improve the design credentials. During fabrication some improvised solutions like guard rings, isolation, routing strategies can be used to minimize noise and jitter reduction. Furthermore, to test proposed design of PLL, all its components phase detector, charge pump, VCO and frequency divider can be designed and simulated using Verilog and also synthesized and tested using any FPGA board, the code can be imported through

system generator to the Simulink and tested again keeping same frequency range.




Fig. 13: The output frequency VCO




Fig. 14: Transient waveform at PFD inputs




Fig. 12: Transient simulation output of charge pump in closed loop




Fig. 15: PLL in Locked State




Fig. 16: PFD-CP-LF transient responses

CONCLUSION

All the simulations of proposed PLL is done using “Cadence Virtuoso Analog Design Environment” using 45nm technology file. The PLL circuit is simulated using “Spectre” simulator. The voltage supply used is 1.1V. The simulation is done for 20us and the input frequency is 20MHz. The proposed PLL successfully locks frequencies within 3.7-4.8GHz frequency range and consumes 27.4mW of power. The setting time of PLL is 12us. The PLL shows PSRR of about 8dB when a small AC noise source ($V_n=1\text{mV}$) applied on the power supply. Tuning range and phase noise analysis of VCO is illustrated in Table 1. Phase noise of VCO is directly related to jitter. The characteristics of PLL are summarized in Table 2. Improving power supply isolation, optimizing the VCO, and reducing charge pump mismatch can reduce the phase noise and thus jitter. Comparative Analysis with state of the art have been tabulated in Table 3. Studying state of the art PLL literature, our proposed design is

Table 1: Tuning Range and Phase Noise of Proposed VCO

S3S2S1 S0	0.5V to1.1V (GHz)	Kvco (MHz/V)	Phase Noise @ 1MHz
0 0 0 0	4.83 - 4.71	200	- 94.00 dBc/Hz
0 0 0 1	4.72 - 4.61	183.3	- 94.80 dBc/Hz
0 0 1 0	4.62 - 4.51	183.3	- 95.65 dBc/Hz
0 0 1 1	4.53 - 4.42	183.3	- 96.10 dBc/Hz
0 1 0 0	4.43 - 4.33	166.6	- 96.53 dBc/Hz
0 1 0 1	4.35 - 4.26	150	- 96.99 dBc/Hz
0 1 1 0	4.27 - 4.19	133.3	- 97.42 dBc/Hz
0 1 1 1	4.20 - 4.12	133.3	- 97.52 dBc/Hz
1 0 0 0	4.12 - 4.04	133.3	- 97.93 dBc/Hz
1 0 0 1	4.06 - 3.99	116.6	- 98.12 dBc/Hz
1 0 1 0	4.00 - 3.93	116.6	- 98.48 dBc/Hz
1 0 1 1	3.94 - 3.88	100	- 98.74 dBc/Hz
1 1 0 0	3.88 - 3.82	100	- 99.10 dBc/Hz
1 1 0 1	3.83 - 3.77	100	- 99.36 dBc/Hz
1 1 1 0	3.78 - 3.72	100	- 99.69 dBc/Hz
1 1 1 1	3.73 - 3.67	100	- 100.21 dBc/Hz

Table 2: PLL Synthesizer Performance

Synthesizer Configuration	Multi-Modulus
Input Reference Frequency	20MHz
Division ratio	185-240
Power Consumption (Programmable Divider)	13.92mW
Power Consumption (VCO)	12mW
Tuning Range	3.7 - 4.8 GHz
Power Consumption (PLL)	27.4mW
Supply Voltage	1.1V
CMOS Technology	45nm
Charge pump bias current	200uA
PLL settling time	12us

Table 3: Comparative Analysis of state of the art PLLs

PLL Name	VCO Fre- quency	Size	Phase Noise	Supply voltage	CMOS Tech- nology	Power Consump- tion	Application
Ting Wu1, Pavan Kumar Hanumolu, Kartikeya Mayaram, and Un-Ku Moon 2007 [13]	4.096GHz and 4.208GHz	1.5 mm ² 1.3x1.15	-110 dBc/Hz (1 MHz)	-	0.13 μm	48mW	All basic Clocking applications.
P. K. Rout, B. P. Panda, D. P. Acharya and G. Panda Jan 2014 [14]	1 GHz	-	-54.12dBc/Hz	1.8V.	90nm	11.9 mW	Clocking Application For Low Voltage, Fast Phase and Frequency Acquisition.

PLL Name	VCO Frequency	Size	Phase Noise	Supply voltage	CMOS Technology	Power Consumption	Application
Ramanjaneyulu Ningampalli, Satyanarayana Donti and Satya Prasad Kodati 2018[15]	1.5 GHz and 3.28 GHz	-	-116 dBc/Hz	1.8V	0.18 μ m	18.4 mW	All basic Clocking applications. HDMI applications.
Jian Chen 1, Wei Zhang, Qingqing Sun 1 and Lizheng Liu 2021 [16]	12.72 GHz	0.25mm ²	-108.1dBc/Hz (1MHz)	1.8V	UMC 28-nm 1P10M	16.5mW	Communication and system clock generation.
Xiaokang Niu, Xu Wu , Lianming Li, Long He , Depeng Cheng and Dongming Wang 2022 [17]	45.2 GHz and 52.6 GHz	800 μ m \times 950 μ m.	- 99 dBc/Hz	-	65nm	80mW	Communication System, Satellite Communication systems.
Proposed Design	3.7 - 4.8 GHz	0.042 mm ² (probable)	- 94.00 dBc/Hz	1.1V	45nm	27.4mW	wireless communication, radar, satellite, and high-speed networking applications

designed at 45nm technology, low supply voltage (1.1V), comparable phase noise (jitter) and power consumption. The proposed PLL shows low settling time of about 12 μ s and chip area of about 0.042 mm² probably. Furthermore, to test proposed design of PLL, all its components phase detector, charge pump, VCO and frequency divider can be designed and simulated using Verilog and also synthesized and tested using any FPGA board, the code can be imported through system generator to the Simulink and tested again keeping same frequency range. The proposed PLL can be used in wireless communication, radar, satellite, and high-speed networking applications. PLLs in 3.7GHz to 4.8GHz frequency range function as local oscillators (LOs), frequency synthesizers, and clock generators, ensuring precise frequency control and synchronization.

REFERENCES

- [1] Behzad Razavi, "RF Microelectronics", Prentice-Hall, 2012.
- [2] F. Gardner, "Charge-Pump Phase-Lock Loops", IEEE Transactions on communication, vol. 28, no. 11, pp. 1849-1858, Nov. 1980. <https://ieeexplore.ieee.org/document/1094619>
- [3] Rhee W., "Design of high-performance CMOS charge pumps in phase-locked loops", Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 2, pp. 545 - 548, 1999. <https://www.semanticscholar.org/paper/Design-of-high-performance-CMOS-charge-pump-for-Hou-Li/b59168f463a0b35b5d6e886cef5db590396a4ab6>
- [4] Kalenteridis, V., Papathanasiou, K., Siskos, S. (2010). Analysis and Design of Charge Pumps for Telecommunication Applications. In: Piguet, C., Reis, R., Soudris, D. (eds) VLSI-SoC: Design Methodologies for SoC and SiP. VLSI-SoC 2008. IFIP Advances in Information and Communication Technology, vol 313. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12267-5_3
- [5] Guo, M.; Wang, L.; Wang, S.; Lu, J.; Cui, M. A Low Mismatch Current Charge Pump Applied to Phase-Locked Loops. Micromachines, 15, 913, 2024. <https://www.mdpi.com/2072-666X/15/7/913>
- [6] Li Zhiquan, "Design of a high-performance CMOS charge pump for phase-locked loop synthesizers", Journal of Semiconductors, Vol. 32, No. 7, July 2011. <https://iopscience.iop.org/article/10.1088/1674-4926/32/7/075007>
- [7] Kumar, M., "Design of Voltage Controlled Oscillator with Resistive and IMOS Varactor Tuning", International Conference on Computing, Communication and Automation, 2018. <https://doi.org/10.1109/CCAA.2018.8777455>
- [8] Zhu Li, Zhigong Wang, Zhiquan Li, Qin Li, "Design of 33-40GHz Low Power VCO in 90-nm CMOS Technology", WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS, Vol. 14, pp. 119-128, 2015. <https://www.wseas.org/multimedia/journals/circuits/2015/a265701-297.pdf>

- [9] Cicero S. Vaucher, Igor Ferencic, Matthias Locher, Sebastian Sedvallson, Urs Voegeli, and ZhenhuaWang. "A family of low-power truly modular programmable dividers in standard 0.35- μ m cmos technology". IEEE Journal of Solid-State Circuits, Vol.35, No.7, pg.1039-1045, July 2000. https://wenku.baidu.com/view/b5854949f7ec4afe04a1df42?pcf=2&re=view&bfetype=new&bfetype=new&_wmts_=1741074247466
- [10] Ahmed Elkholy, Saurabh Saxena, Romesh KumarNandwan, Pavan Kumar Hanumolu, "A 2.0-5.5GHz Wide Bandwidth Ring Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider", IEEE Journal of Solid State Circuits, vol.51,no.8,August 2016. <https://ieeexplore.ieee.org/document/7489022>
- [11] Ryan Lee Bunch, "Large-Signal Analysis of MOS Varactors in CMOS -Gm LC VCOs", IEEE Journal of Solid-State Circuits, Vol. 38, No. 8, pg.1325-1332, August 2003. <https://www.semanticscholar.org/paper/Large-signal-analysis-of-MOS-varactors-in-CMOS-Gm-Bunch-Raman/b5e122952f506ecee2b6b65e8137a193ed1cc265>
- [12] Ali Sheikholeslami, "Negative Resistance", IEEE Solid-State Circuits Magazine, pg.7-8, fall 2014. <https://www.eecg.utoronto.ca/~ali/papers/mag-fall-14-negative-resistance.pdf>
- [13] T. Wu, P. K. Hanumolu, K. Mayaram and U. -K. Moon, "A 4.2 GHz PLL Frequency Synthesizer with an Adaptively Tuned Coarse Loop," 2007 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, pp. 547-550, 2007. doi: 10.1109/CICC.2007.4405791. <https://ieeexplore.ieee.org/document/4405791>
- [14] Rout, Prakash & Panda, Bibhu & Acharya, Debiprasad & Panda, Ganapati., "Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition", Int. J. of Signal and Imaging Systems Engineering. 7, 2014. 10.1504/IJSISE.2014.057938. <https://www.inderscienceonline.com/doi/abs/10.1504/IJSISE.2014.057938>
- [15] Ningampalli, Ramanjaneyulu, Satyanarayana Donti and Satya Prasad Kodati. "A 3.4 GHz Fast-Locking PLL using Transmission Gate Charge-Pump in 0.18 μ m CMOS for HDMI Applications", ARPN Journal of Engineering and Applied Sciences, Vol 13., No 2., pp. 2815-2829, April 2018. ISSN 1819-6608. https://www.arpnjournals.org/jeas/research_papers/rp_2018/jeas_0418_7001.pdf
- [16] Chen, Jian & Zhang, Wei & Sun, Qingqing & Liu, Lizheng, "An 8-12.5-GHz LC PLL with Dual VCO and Noise-Reduced LDO Regulator for Multilane Multiprotocol SerDes in 28-nm CMOS Technology", Electronics 10, no. 14, pp.1686, 2021. <https://doi.org/10.3390/electronics10141686> 10.3390/electronics10141686
- [17] Niu, Xiaokang & Wu, Xu & Li, Lianming & He, Long & Cheng, Depeng & Wang, Dongming, "A 48 GHz Fundamental Frequency PLL with Quadrature Clock Generation for 60 GHz Transceiver. Electronics 11, no. 3, pp. 415, 2022. <https://doi.org/10.3390/electronics11030415>
- [18] Usikalu, M. R., Alabi, D., & Ezech, G. N. (2025). Exploring emerging memory technologies in modern electronics. Progress in Electronics and Communication Engineering, 2(2), 31-40.<https://doi.org/10.31838/PECE/02.02.04>
- [19] Marwedel, R., Jacobson, U., & Dobrigkeit, K. (2025). Embedded systems for real-time traffic management: Design, implementation, and challenges. SCCTS Journal of Embedded Systems Design and Applications, 2(1), 43-56.
- [20] Zor, A., & Rahman, A. (2025). Nanomaterials for water purification towards global water crisis sustainable solutions. Innovative Reviews in Engineering and Science, 3(2), 13-22. <https://doi.org/10.31838/INES/03.02.02>
- [21] Sadulla, S. (2024). Techniques and applications for adaptive resource management in reconfigurable computing. SCCTS Transactions on Reconfigurable Computing, 1(1), 6-10. <https://doi.org/10.31838/RCC/01.01.02>
- [22] Michael, P., & Jackson, K. (2025). Advancing scientific discovery: A high performance computing architectures for AI and machine learning. Journal of Integrated VLSI, Embedded and Computing Technologies, 2(2), 18-26. <https://doi.org/10.31838/JIVCT/02.02.03>
- [23] Rahim, R. (2023). Effective 60 GHz signal propagation in complex indoor settings. National Journal of RF Engineering and Wireless Communication, 1(1), 23-29. <https://doi.org/10.31838/RFMW/01.01.0>