

A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder

Vallabhuni Vijay^{1†}, M. Sreevani², E. Mani Rekha², K. Moses², Chandra S. Pittala², K. A. Sadulla Shaik³, C. Koteswaramma⁴, R. Jashwanth Sai⁴, Rajeev R. Vallabhuni⁵

^{1,4}Department of Electronics and Communications Engineering, Institute of Aeronautical Engineering, Dundigal-500043, Hyderabad, India

²Department of Electronics and Communications Engineering, MLR Institute of Technology, Hyderabad-500043, Telengana, India

³Department of Electronics and Communications Engineering, KKR and KSR Institute of Technology and Sciences, Vinjanampadu, India

⁵Application Developer, Bayview Asset Management, LLC, Florida, USA

KEYWORDS:

Area Optimization; Binary adder; Propagation delay; Power; VHDL.

ARTICLE HISTORY:

Received 03.04.2022

Accepted 04.05.2022

Published 20.06.2022

DOI:

<https://doi.org/10.31838/jvcs/04.01.05>

ABSTRACT

The primary component in most digital circuit representation, including the micro-processor data path element and the digital signal processor, is the binary adder. Binary Adders, which are arithmetic circuits used to add two binary digits, have their application in basic adders like full-adder and half-adder. Therefore, related study on improvement of efficiency of binary adder circuits is being done. In a Digital system, the critical logic component is Binary Adder. In VLSI executions, the best executable adders are parallel prefix adders. In many of the circuits such as multiplexers, memory elements and such alike, binary adders are basic element. Hence, the complete system performance can be improved, by improving the speed of binary adders, which also improve the speed of computing system. Area and power reduction are the main idea of designing of any circuit in the data path design of VLSI. The major requirement for processors and systems of high-performance, is always multiplication and addition with high-speed. In VLSI execution, the element having supreme performance is Parallel-prefix adders which are also known as carry-tree adders. This paper deals with the architecture and performance of the Carry-Select Adders (CSEA), Ripple-Carry Adders (RCA) and Carry-Skip Adders (CSKA). In the Implementation of CSKA, Carry-Select Adders (CSA) and RCA, Vivado Design tool is used for the execution, simulation, logical verification, and synthesizing is shown.

Author's e-mail: v.vijay@iare.ac.in, m.sreevani@iare.ac.in, koteswaramma@iare.ac.in, rajeevratna@ieee.org

How to cite this article: Vijay V Pittala CS, Koteswaramma KC, Shaik S, Chaitanya K, Birru SG, Medapalli SR, Thoranala VR. Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits. Journal of VLSI Circuits and Systems, Vol. 4, No. 1, 2022 (pp. 27-32).

INTRODUCTION

In any digital circuit, binary adders play an important role to add two logic bits. Not only as an important logical element but also in other units such as dividers, subtractors arithmetic logical units (ALU), and multipliers. Hence, any improvements made in binary addition can generate boosting of working of the entire system, by enhancing the performance of the computational system. RCA has the more advantages over many circuits as it carries out the carry of each adder and gives it as input to the next binary adder which reduces the time required

to carry out the output. The RCAs are designed using multiple full adders which are connected parallelly to add N-bit number. Initially, the first full adder is given a carry to avoid the errors. The problem of using ripple carry adder is time complexity. The first full adder of RCA waits until the carry is generated. Carry-chain becomes a major problem in the binary adder circuits. As the input bits increase the carry chain also increases in size without any exception. Due to the increased carry-chain, there is a propagation delay, which leads to the decrement in speed efficiency. Fig. 1 shows an example of an 8-bit binary adder circuit.

One can observe that carry propagation, from Least Significant Bit (LSB) to the Most Significant Bit (MSB), is the longest possible path, which is also the worst case. To improve the carry chain propagation, we must accelerate the carry chain, for which different circuits are designed. Circuits such as CSA, CSA and RCA are selected to improve the carry-chain propagation.

Although the Ripple carry adder are simple and efficient but they are slow. The reason behind this, is that the propagated carry has to go through all full-adder blocks, present in the circuit, to produce the final output. With drawback in each of these adders, the next circuit comes into picture, overcoming the previous adder drawback. This paper deals with architecture of RCA, CSA and CSA for n bit, area required for each of the circuits and simulated results for each of the circuit.

The implementations that have been executed throw some light on the need required to use each of the circuit. When speed and not area is essential factor one can go carry select adder rather than ripple carry adder but if area is the needed factor then ripple carry adder is the best option out of three circuits mentioned. Vivado implementation section discusses about the efficiency in using Vivado software and its design flow.

Architecture of each of the circuit with an analysis on area required and propagation delay are done under the Architecture section. Finally some conclusions on the efficiency of each of the circuits and Vivado design metrics are given.

VIVADO IMPLEMENTATION AND DESIGN FLOW

Vivado design suit delivers ease of use, design productivity ahead a generation and system level integration. Enhanced system implementation is done by Vivado, as it pushes the device-density envelope which fits more components into a single device and makes the way faster. Low power and Powerful performance with predictable results can be expected, as the system consumes low power while using Vivado. Vivado Design Suite delivers unparalleled runtime and memory utilization as one require the less time to get desired output. The Vivado design suite delivers it faster than programmable logic devices. It accelerate the system integration with C-based IP Generation with Vivado High-Level Synthesis to provide better results.




Fig. 1: Binary adder of 8-bit.

It is a Model-based digital signal processing (DSP) design integration using System Generator for DSP to generate the binary and other type of signals (Figure 2).

A. RTL logic

The RTL schematic of the vivado design flow (Fig. 3) gives us the overview of circuit and the number of gates required for the implementation. The RTL source files specify the project files and those sources can be used for code development, analysis, synthesis and implementation. Vivado design suite support multiple source file type which include Verilog, very high speed integrated circuit hardware description language (VHDL), system and XDC. The vivado simulator allow us to run the behavioural simulation of each source that is added to the source file. The “.vhd” file gives us the delay and output time of each bit. When the synthesized netlist file is available, vivado implementation provides all the features necessary to optimize, place and route the netlist file onto the target device. The vivado simulator allow us to dump the code onto the field programmable gated array (FPGA) device where we can see the needed result of the code written in the source file. Debug signals can be identified in the RTL design source which can be identified at their position by giving a message in a new dialogue box. While we run



Fig. 2: Simulation Flow of Vivado.



Fig. 3: RTL Logic.

the behavioural simulation the timing diagrams of each input and output can be seen.

ARCHITECTURE

A. RCA

This is the simplest and easiest way of implementing binary addition where the carry-in to a bit is given by carry-out of previous bit. Each bit produces sum and as well as carry-out, which in turn is given to next bit as carry-in. As each carry bit is getting rippled to next stage, hence the name Ripple-carry adder.

A 4-bit ripple carry adder is shown in Fig. 4.

The realization of this adder is performed by cascading full adders. A 4-bit ripple adder requires 4 full adder blocks; hence n-bit requires n-full adders in series. In the Fig. 4, the trapezoidal block represents each full adder. It can be inferred from the Fig. 4 that from the input (a0, b0) to the sum (s3), represents the critical path. The drawback of this method is that each carry-in has to keep looking for previous full-adder’s carry-out. As this is negligible for small bits but has a major time delay as the bit size increases.

One more way to realize the ripple carry adder is to implement using NOR gates. Each full adder requires total of 9 NOR gates for implementation. Therefore, the area for 4-bit ripple carry adder is 36 units and for n-bit it simply is, 9n.

The worst-case propagation delay for sum of m-bit can be written as

$$T_{sum} = 2m + 4, \text{ where } m \text{ represents number of bits.}$$

The worst-case propagation delay for carry of m-bits can be written as

$$T_{carry} = 2m + 3, \text{ where } m \text{ represents number of bits.}$$

O(n) can be stated as, the delay in propagation for RCA of n-bit.

B. CSA

Due to the propagation delay present in ripple carry adders, it becomes less effectual when the input length increases.




Fig. 4: 4-bit Ripple-Carry Adder.

Each carry-out has to travel through every block of full adder to produce the final carry out. This increases the propagation time in ripple carry adders and hence, are of little use when the input increases. This can be overcome by using CSA. At first RCA circuit calculates carryout and sum for carry-in=0. As, input to the combinational circuit is given by output of the full adder, i.e., the carry-out of the full adder circuit is given as input to the next stage. When this process is completed, then combinational circuit selects final result (both sum and carry) in order to generate the correct output. The increased delay in this modified CSLA without using Multiplexers, when compared to the regular CSLA and modified CSLA using BEC,^[9] can be taken as a disadvantage (Fig. 5).

The method implemented in Carry select adders is done with the fact that carry generated at the end of each block is either “1” or “0”. The circuit can be duplicated and each of the carry (either “1” or “0”) can be given to each full adders. The circuit design using full adders and multiplexers is given in Fig.5. Simply this circuit used two Ripple Carry adder circuits, one having a carry, “1”, and another of carry”0”.

A 16-bit carry select adder can be seen in Fig.5 where 2x1 multiplexer is used and carry-in from the previous block as the select signal. In the Fig.5 four 4-bit blocks are shown for the carry select adder. Here the full adder block doesn’t have to wait until the previous carry-out is generated, as each of the carry can be either “1” or “0”, which are generated by ripple carry adders and are multiplexed to give the final carry-out.

The area taken by the setup can be calculated as follows. For n-bit carry select adder, if we consider that size of each fixed block is m-bit, then such p m-bit groups together make n-bit carry select adder. In such a case, we can observe that there are (2n-m) full adders, (n-m) multiplexors and (p-1) AND/OR logic.

As we have already mentioned that each full adder has area of 9 units, hence total area can be calculated as

$$9(2n-m) + 2(p-1) + 4(n-m) = 22n - 13m + 2p - 2.$$

If we consider the Fig.5 where n=16, p=4, m=4 the total area is 306 units whereas for the ripple carry adder of 16-bit, the area is 9x16 is 144 units. We can observe that in terms of area, ripple carry adder is efficient than




Fig. 5: 16-bit Carry-Select Adder circuit.

carry select adder but in terms of propagation delay, carry select adder is efficient than ripple carry adder, as carry select adder has delay as half of the delay of ripple carry adder, as shown in Table 1.

The propagation delay of carry select adder is $O(\sqrt{n})$.

C. CSA

This type of adder is used to improve the worst delay of the Ripple Carry adder. This is achieved by cascading several bits of Carry skip adders into blocks. In this, a carry is checked if it will propagate to next block or not, hence this is also called as Carry-Bypass adder.

$$C_{i+1} = G_i + P_i \cdot C_i$$

The carry-out of each block is totally dependent upon the carry-in and propagate signal. If $P_i:j=1$, then carry-in is allowed to pass through the particular bit, else $G_i:j$ determines the carry-out. With little changes in the Ripple carry adder (i.e., extra logic), the delay can be reduced.

If the central block size is larger than the end block size then further enhancements in reduction of delay can be obtained. When the concatenation schemes are combined with the Conv-CSKA model, this structure is generated. Hence, this is denoted by C-CSKA. The ability to use simpler carry skip logics is provided by this structure. 2:1 Multiplexers are replaced by AOI/OAI compound gates in this structure and when the propagation of carry through the skip logics takes place, we can observe that it becomes complemented.

Lower area, delay and lesser power are seen in the gates with less transistors than 2:1 multiplexer.^[18] In general, let us consider dividing the n-bit adder into m k-bit then there are m-2 skip logic blocks and 3 units is the area of each skip block. Hence, we get the total area as $9n+3(m-2)$. For example, for 16-bit Carry skip adder, $n=16$, $m=4$, $k=4$. The area can be calculated as $9 \times 16 + 3(4-2) =$




Fig. 6: 16-bit Carry-Skip Adder.

Table 1: Area in units of different adders

Type of Adder	Area	Propagation delay
RCA	144	$O(n)$
CSA	306	$O(\sqrt{n})$
CSKA	150	$O(\sqrt{n})$

150 units, which is approximately is same as that of ripple carry adder of 16-bit, as shown in Table 1.

$O(\sqrt{n})$ is the general, delay in propagation of Carry-Skip adders for n-bit.

RESULTS

The results obtained to simulation of each of the adders mentioned are given below. Simulated analysis using Vivado for Ripple-Carry adder are given for 16-bit, 32-bit, 64-bit, 128-bit and n-bit are from Fig.7 to Fig.11.

The simulated results using Xilinx for Carry-Select Adder for 8-bit is given in Fig.12.




Fig. 7: 16-bit RCA.




Fig. 8: 32-bit RCA.




Fig. 9 : 64-bit RCA.




Fig. 10: 128-bit RCA.




Fig. 11: 8-bit CSKA




Fig. 12: 64-bit CSKA

The output simulated for Carry-Skip Adder for 64 bit and n-bit are given in Fig.13 and Fig.14, respectively.

CONCLUSION

The research paper gives an overview of high-speed area efficient adder with its architecture for all the 16 bit, 32 bit, 64 bit and 128 bit adders are implemented using Vivado design suite using VHDL with efficient to all the users with ease of access. Among all the adders namely, Ripple-Carry adder, Carry-Select adder and Carry-Skip adder the Carry-Skip adder performs well as it consumes low power and has better efficiency when compared to other adders. It also consumes less area. The high-speed adders are used for efficient implementation of multipliers and other complex FFT's and DFFT's. The simulated models of above graphs would give one the best start for further research and give over-view of the n-bit Ripple-Carry adder, Carry-Select adders and Carry-Skip adders.

REFERENCES

- [1] Panda, A. K. et al., "High-speed area-efficient VLSI architecture of three-operand binary adder," *IEEE Tran. Cir. Sys. I: Reg. Pap.*, vol. 67, no. 11, 2020, pp. 3944–3953.
- [2] Deepthi, K., et al., "Design and Implementation of High-Speed Low-Power Carry Select Adder," *In Cog. Inf. Sof. Com.*, pp. 517-530. Springer, Singapore, 2021.
- [3] A.S. Hameed, M.J. Kathem, "High speed modified carry save adder using a structure of multiplexers," *Int. J. Ele. Com. Eng. (IJECE)*, vol. 11, iss. 02, 2020, pp. 1591–1598.
- [4] Chu, Y.-Yi, et al., "A High-Speed Carry-Select Adder with Optimized Block Sizes," *In 2021 IEEE 15th Int. Conf. Anti-cou., Sec., Ide. (ASID)*, pp. 182–186. IEEE, 2021.
- [5] Jyoti, M.R., "Analysis of Special Adders for Digital System," *In 2021 5th Int. Conf. Tre. Ele. Inf. (ICOEI)*, pp. 253–256, 2021.
- [6] Kavipriya, P., et al., "Booth Multiplier Design Using Modified Square Root Carry-Select-Adder," *In 2021 Int. Conf. Art. Int. Sma. Sys. (ICAIS)*, pp. 1647–1653, 2021.
- [7] H.M. Saddam, F. Arifin, "Design and Evaluation of a 32-bit Carry Select Adder using 4-bit Hybrid CLA Adder," *AIUB Journal of Science and Engineering (AJSE)*, vol. 20, no. 2, 2021, pp. 1–7.
- [8] M.D. Sai, "Hardware Realization of Low power and Area Efficient Vedic MAC in DSP Filters," *In 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI)*, pp. 46–50, IEEE, 2021.
- [9] V. Vijay, et al., "Energy efficient CMOS Full-Adder Designed with TSMC 0.18 μ m Technology," *International Conference on Technology and Management (ICTM-2011)*, Hyderabad, India, June 8-10, 2011, pp. 356–361.
- [10] Ch. Srivalli, et al., "Optimal design of VLSI implemented Viterbi decoding," *National conference on Recent Advances in Communications & Energy Systems, (RACES-2011)*, Vadlamudi, India, December 5, 2011, pp. 67–71.
- [11] Chandra Shaker Pittala, and Vallabhuni Vijay, "Design Of 1-Bit FinFET Sum Circuit For Computational Applications," *In International Conference on Emerging Applications of Information Technology*, pp. 590–596. Springer, Singapore, 2021.
- [12] Rajeev Ratna Vallabhuni, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15nm CNTFET Using Multiplexer," *Lecture Notes in Networks and Systems*, 2021.
- [13] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," *5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021)*, Kolkata, India, September 24-25, 2021, pp. 1-5.
- [14] B. M. S. Rani, et al., "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," *Journal of Ambient Intelligence and Humanized Computing*, 2021.
- [15] Ch. Srivalli, et al., "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," *National Conference on Emerging Trends in Engineering Application (NCETEA-2011)*, India, June 18, 2011, pp. 224–227.
- [16] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, P. ASHOK BABU, "System to Obtain Finite Gain and Noise of an Electrocardiogram Amplifier," *The Patent Office Journal No. 43/2019*, India. International classification: H03F3/38. Application No. 201941042674 A.
- [17] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Veerastu Sivanagaraju, Chandrashaker Pittala, "System for Minimizing Crosstalk Effects of Shells and Designing Multiwalled Carbon Nanotube Models," *The Patent Office Journal No. 43/2019*, India. International classification: B82Y10/00. Application No. 201941042460 A.
- [18] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," *Traitement du Signal*, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [19] K.H. Bindu, et al., "FINFET Technology in Biomedical-Cochlear Implant Application," *International Web Conference on Innovations in Communication and Computing, ICICC '20*, India, October 5, 2020.
- [20] Chandra Shaker Pittala, et al., "Novel Architecture for Logic Test Using Single Cycle Access Structure," *Journal of VLSI Circuits And Systems*, vol. 3, iss. 1, 2021, pp. 1–6.
- [21] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," *In 2021 6th International Conference on Communication and Electronics Systems (ICES)*, Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [22] V. Siva Nagaraju, P. Ashok Babu, Vallabhuni Rajeev Ratna, Ramya Mariserla, "Design and Implementation of Low Power 32-bit Comparator," *Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020)*, Palai, India, December 10-11, 2020, pp. 459-468. Available at SSRN: <https://ssrn.com/abstract=3769748> or <http://dx.doi.org/10.2139/ssrn.3769748>
- [23] Vallabhuni Vijay, et al., "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," *International Journal of System Assurance Engineering and Management*, vol. 12, iss. 6, 2021, pp. 1173–1179.
- [24] Swathi, S., et al., "A hierarchical image matting model for blood vessel segmentation in retinal images," *International Journal of System Assurance Engineering and Management*, 2021, pp. 1–9.

- [25] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [26] Chandra Shaker Pittala, et al., "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," *2021 Devices for Integrated Circuit (DevIC)*, Kalyani, India, May 19-20, 2021, pp. 610–615
- [27] Chandra Shaker Pittala, et al., "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," *2021 2nd International Conference for Emerging Technology (INCET)*, Belagavi, India, May 21–23, 2021, pp. 1–4.
- [28] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: <https://ssrn.com/abstract=3769235> or <http://dx.doi.org/10.2139/ssrn.3769235>
- [29] Manchala Sreeja, and Vallabhuni Vijay, "A Unique Approach To Provide Security For Women By Using Smart Device," European Journal of Molecular & Clinical Medicine, vol. 7, iss. 1, 2020, pp. 3669-3683.
- [30] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, and Sonagiri China Venkateswarlu, "System for Reducing Crosstalk Delays In Electronic Devices Using A CMOS Inverter," The Patent Office Journal No. 43/2019, India. International classification: H03B5/18. Application No. 201941042515 A.
- [31] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
- [32] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [33] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, "System and Method to Improve Performance of Amplifiers Using Bias Current," The Patent Office Journal No. 43/2019, India. International classification: C12Q1/6869. Application No. 201941042648 A.