

# Realisation of Performance Optimised 32-Bit Vedic Multiplier

J. Sravana<sup>1</sup>, K.S. Indrani<sup>1</sup>, Mohammad khadir, M. Saranya<sup>1</sup>, P. Sai Kiran<sup>1</sup>, C. Reshma<sup>1</sup>, Vallabhuni Vijay <sup>1</sup>Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Dundigal-500043, Hyderabad, India

#### KEYWORDS:

ASIC Model, Carry Save Adder, Ripple Carry Adder, Synthesis Vedic Multiplier, Verilog HDL,

#### ARTICLE HISTORY:

Received 07.03.2022 Accepted 14.04.2022 Published 20.05.2022

DOI: https://doi.org/10.31838/jvcs/04.02.03

# INTRODUCTION

Indian mathematics will have a name as Vedic mathematics and was brought to light in the early twentieth century. This Vedic mathematics consists of 16 principles which are known as Sutras. "Veda" is known for acquiring the full knowledge and gift of Vedic Mathematics that the Indians delivered to the globe millions of ages ago, and these formulas and principles are now used in engineering technology, including in silicon chips. Vedic mathematics is also implemented to resolve the tangled calculations involved. It is mainly due to the fact that these principles are natural ones, can quickly be learnt and can do complex calculations with ease within a fraction of seconds.

Vedic mathematics can help in the real-life applications in many ways. It is1700 times faster than conventional mathematics. Math fear complexity can be eradicated. Improved performance in results and academics is observed. It increases intelligence and mental agility, sharpens mind as well. Speed and accuracy can also be maintained. Memory is enhanced and boosts the confidence.

Multipliers assume a significant part in the present computerized signal preparing and different applications as shown in the Fig. 1. In high execution frameworks like

#### **Abstract**

This paper demonstrates the improved adaptation of the Vedic Multiplier using the Vedic standards, which includes old sutras. In this paper, current and proposed model are examined. Verilog HDL is utilized to execute the improved adaptation of Vedic Multiplier. Streamlined proposed model can likewise be utilized to achieve higher-request bits duplication exercises up to 32 bits. Vedic Multiplier up to 32-bit, the reproduction results are examined. These outcomes showed that the streamlined Vedic multiplier changed the execution improvement measurements, for example, time delay, also in device use too. Alongside this, a correlation is made among existing and enhanced proposed model to recognize about the presentation improvement measurements.

#### Author's e-mail: xxxxxxx

How to cite this article: Sravana J, Indrani KS, Khadir M, Saranya M, Kiran PS, Reshma C, Vijay V. ASIC Realisation of Performance Optimised 32-Bit Vedic Multiplier. Journal of VLSI Circuits and System, Vol. 4, No. 2, 2022 (pp. 14-21).

chip, DSP and so forth expansion and duplication of two double numbers is essential and regularly utilized number juggling activities. Statics shows that over 70% directions in microchip and the vast majority of DSP calculations perform expansion and duplication. In this way, these activity rules the execution time. That is the reason; there is need of high velocity multiplier. The interest of rapid handling has been expanding because of extending PC and sign handling applications.

Multipliers can be divided into hardware and software multipliers. In Ancient systems, no hardware multiplier exists and multiplication was simplified by micro program implementation. The micro program required instruction cycles in order to complete process of multiplication. For high-speed requirement of systems, hardware multipliers are required. In today's micro processors contains arithmetic logic units (ALU) which is a hardware multiplier. Hardware multipliers can be further classified into two categories: parallel and sequential array multipliers. Sequential multiplier comprises a process of continuously summating the shifting and multiplicand. Sequential multiplier has an advantage such as simple circuit and less area. The disadvantage of sequential multiplier is that it is slower.



Fig. 1. Basic Multiplier Circuit

Considering parallel array multipliers, the addition of partial products is performed by using a linear adder array. The speed is much faster in parallel than of a sequential multiplier because of parallel operation.

As the Vedic multipliers are considered one among multipliers, they have a vital role in today's wide variety of applications, such as digital signal processing. As technology is advancing, many scholars are targeting the following features to include in multipliers. They are: Low consumption of power, Speed must be high, Layout in regular terms and area must also be less, VLSI implementation.

But Multiplier also includes some of the drawbacks that are needed to overcome. Some of the disadvantages of the multipliers include: Consumption of power is high, Time taken for multiplication process is more, Speed of processing has been less, Components in the multipliers occupy more area.

# LITERATURE REVIEW

Vijaya Lakshmi Bandi et al.<sup>[1]</sup> developed a paper that consists of a modified full adder that has minor delay is used in Vedic Multiplier when compared to the construction of Vedic Multiplier using BED adder. It is synthesized using Xilinx ISE 12.2 software. In this paper, LUT's is reduced by 7.5% when contrasted to the standard Vedic Multiplier. Also, slices reduced by a factor of 6.31 % with respect to standard Vedic Multiplier.

Challa Ram et al.<sup>[2]</sup> developed a paper that consists of a Binary to Excess Converter, which is used in Vedic Multiplier. Memory utilization is quite less when contrasted with a conventional Vedic multiplier. This paper also describes about array multiplier is compared with Vedic multiplier and the results shows almost similar in terms of power, slice registers, delay, IOBs. It is programmed and simulated in VHDL and Xilinx.

Paras Gulati et al.<sup>[3]</sup> developed a paper that consists of three various adders are utilized in the Vedic Multiplier. Those are Ripple Carry, Kogge Stone and Modified Carry Select Adders. It is programmed and implemented in Verilog and Xilinx software.

Akila et al.<sup>[4]</sup> developed a paper that consists of the Vedic Multiplier realizing Modified Adder. To improve the parameters like area, speed, delay, modified Carry Select Adder is used. It is implemented in Xilinx software.

Josmin Thomas et al.<sup>[5]</sup> developed a paper that consists of various adders such as Carry Select, Ladner Fischer, Brent Kung, Carry Look Ahead, Kogge Stone Adders, and compressor are few that compared. With respect to power and area, Carry Select Adder (CSLA) is far better when contrasted with various other adders. Carry Look Ahead Adder (CLA) is advanced in terms of speed.

M. Antony et al.<sup>[6]</sup> developed a paper that consists of a multiplexer-based adder and is used for Vedic Multiplier. By using this, results proved better in aspects such as minor delay, more speed. It is programmed in Verilog and synthesized using Xilinx.

Kokila Bharathi et al.<sup>[7]</sup> developed a paper that consists of a Modified full adder that utilizes multiplexer is implemented in Vedic Multiplier. Results showed much better in terms of low consumption. It is programmed in Verilog HDL.

Bhavani Prasad et al.<sup>[8]</sup> developed a paper that consists of a Modified Carry Select Adder and is utilized to design the Vedic Multiplier. It proved that the implementation of this Vedic Multiplier is better in aspects of delay, speed, area. Simulation is done by using ModelSim and programmed in Verilog HDL.

Manoranjan et al.<sup>[9]</sup> developed the paper "Speed Comparison of 16\*16 Vedic multiplier", which consists of "Nikhilam" Sutra, Vedic Multiplier is drafted. It is programmed and synthesized in VHDL and Xilinx.

Sreehari et al.<sup>[10]</sup> developed a paper that consists of new compressor architecture is compared with the existing model architecture. Results showed better outcomes concerning area, speed, power.

Therefore, in this paper, the proposed model does include few improvements to the existing model of the base paper accordingly to achieve higher power efficiency, higher speed and lesser area consumed. Also, the time delay will be reduced comfortably using this improved version of the 32-bit Vedic Multiplier.

# **REALIZATION OF VEDIC MULTIPLIER**

In order to know about the Vedic multiplier architecture, basic units of architecture include:

# Urdhva Tiryagbhyam

Urdhva Tiryagbhyam sutra as shown in Fig. 2. is one of the Sutras in Vedic Mathematics, and it is also known as "Vertically and Crosswise". Using this sutra, multiplication of two given numbers can be performed. For example, we need to calculate the product of two numbers, 28 and 64. This task becomes simple when this sutra is applied. Firstly, we find the vertical product of the units' digits of the numbers 28 and 64. Its outcome is 32; 2 is fixed at the units' place of the result, whereas 3 is the carry.

We now sum the crosswise products between 28 and 64, i.e., (2x4) + (8x6) = 56. The carry is now added, and it becomes 59. 9 will be fixed at the tens' place, and now they carry 5. Finally, find the vertical product of the tens' digits of the numbers 28 and 64. The value is 12, and when the carry is added, it becomes 17. Keep this number at the hundreds' place. The result thus obtained by this process is equal to 1792. This is how the multiplication of numbers can be performed using this Urdhva Tiryagbhyam sutra.

# **Half Adder**

The Half-Adder is a rudimentary building block for adding two numbers. Here, two inputs, when applied to a half adder, produces two outputs. In half adder, the addent and the augent bits are input states, i.e., X, Y, and carry - 'C' and sum - 'S' are the output states (Fig. 3).







Fig. 3. Half Adder

16

- S = X XOR Y
- C = X AND Y

# **Full Adder**

The two half adders with or gate combine to form a full adder. A full adder adds three numbers. These three numbers are 1 bit in size. Inputs are X,Y and consider Z is the Carry input. Sum - 'S' and Carry - 'C' are the outputs (Fig. 4).

$$S = (X XOR Y) XOR Z$$

C = X AND Y OR Z(X XOR Y)

#### 2-Bit Binary Multiplier

A multiplier of binary in size is used in electronics and computers in order to calculate the product of any two numbers. Half adder modules of 2 in number are required to realize a binary multiplier [11]. It is used to implement to multiply two binary numbers. The below diagram explains for a 2-bit multiplier where X0-X1, Y0-Y1 are the inputs and, when they are multiplied, gives the output of S0S1S2S3.



The model of a 2x2 Binary Multiplier is as shown here in the Fig. 5.











Fig. 6. Ripple Carry Adder





# **Ripple Carry Adder (RCA)**

In the Binary Multiplier, Full Adders are used to provide the output of the n-bit binary pattern by implementing an addition operation on it.[11] The carry output of one Full Adder is the input to the subsequent stage, Full Adder and this prescribed above process repeats until it reaches the ending stage.<sup>[12]</sup>

Below, the Fig. 6. shows the 4-Bit Ripple Carry Adder structure.

### Carry Save Adder (CSA)

In the Bi nary Multiplier, Carry-Save Adder (CSA) is quite frequently and a highly used adder circuit in the implementation of high-speed arithmetical calculations of register-transmit pitch design in the electronics field. A carry-save adder comprises of full adders. N-bit CSA consists of N number of full adders (FAs) which are disjoint where each full adder gives the output of a sum and carry bit depending up on the corresponding inputs. CSA has three N-bit inputs and results in two outputs. Big Adders can be implemented using CSA as its operation is much faster than the typical conventional adders.

$$SUM = (A+B+C) Mod 2$$
 (5)  
CARRY= ((A+B+C)-SUM)/2 (6)

The model of a 4-Bit Carry-Save Adder is as shown here in the Fig. 7.

# **EXISTING AND PROPOSED WORKS**

### **Existing Vedic Multiplier**

The Vedic Multiplier is constructed using the concept of Vedic Mathematics which was written and developed by Bharati Krishna Tirtha, first published in 1965. By using



Fig. 8. Existing 32-Bit Vedic Multiplier

this technique, the speed and efficiency increases, and the circuit consume fewer hardware elements. There are approximately 16 sutras and 13 sub-sutras in Vedic Mathematics book.

In both Existing and Proposed model of Vedic Multiplier, "Urdhva Tirvagbhyam" sutra, which is defined as "Vertical as well as Crosswise" is used. In the Existing Model, two Carry-Save Adders replace the parallel Ripple Carry Adders for better speed and efficiency. Two 4-bit inputs X(X3,X2,X1,X0), Y(Y3,Y2,Y1,Y0) and an 8-bit output Z(Z7,Z6,Z5,Z4,Z3,Z2,Z1,Z0), are the information processors using the Vedic Multiplication methodology.

X3 X2 X1 X0

			Х		Y3 Y2 Y	Y1Y0
(X1X0) × (X	<b>/1V</b> (1)				(X3X2)	x (Y1Y0)
	(X3X2	) x (Y3Y	2) (X	1X0)	x (Y3Y2)	
Z7	Z6	Z5 Z	4 Z3	Z2	Z1	ZO

A 2-bit multiplier is utilized to compute the half way point responses, and 4 bits is the output.

(X3X2)(Y3Y2) utilizing 2-bit Multiplier produces output: Z33Z32Z31Z30

(X3X2)(Y1Y0) utilizing 2-bit Multiplier produces output: Z23 Z22Z21Z20 (X1X0)(Y3Y2)

utilizing 2-bit Multiplier produces output: Z13Z12Z11Z10 (X1X0)(Y1Y0) utilizing Multiplier 2-bit produces output: Z03Z02Z01Z00

The 4-bit CSA is utilized to summate these 4-bit inputs: Z23 Z22 Z21 Z20, Z13 Z12 Z11 Z10 and Z31 Z30 Z03 Z02. Thus, the Vedic Multiplier is designed. The final two Most Significant Bits of the CSA results are the inputs to the OR logical gate. Additionally, final instant 4-bit RCA is restored by the logical 2-bit adder block through which the resultant output of the logical OR gate can be managed easily. One of the inputs to the final instant 2-bit adder is obtained by the result of the OR gate. Correspondingly, a 4-bit RCA logical circuit is a should for the 8-bit Vedic Multiplication prototype model and going so on, the 32-bit Vedic Multiplier is designed as shown here in the Fig. 8.

# **Proposed Model of the Improved Vedic Multiplier**

In this Presented Paper, we have modified and improved a newer version of the 32-bit Vedic Multiplier, which runs with high speed and efficiency, consumes lesser area, and the time delay is also diminished significantly when differentiated from the Existing Model. This model is also built around the concept of the CSA circuit. Fewer modifications and improvements have been made to the Existing Model of 32-bit Vedic Multiplier for overall better performance, and this new model has been proposed.

Firstly, the 2x2 Binary Multipliers are built using two Half Adders. For one 2x2 Binary Multiplier, 2-bit inputs X(X1-X0), Y(Y1-Y0) and output Z(Z3-Z0) of 4-bit are the information processors which perform the Vedic Multiplication. Likewise, we have created four 2-bit Multipliers. Their multiplication process will be performed using the Carry-Save Adder, which can efficiently compute the sum of three or more binary numbers with high efficiency. The third input is assumed as Cin and the output as Cout. Now, we will design a 4x4 or 4-Bit Vedic Multiplier using the 2x2 Binary Multipliers and CSA.

The improved model of 4-Bit Vedic Multiplier is as shown here in the Fig.9.

Likewise, from the 4-Bit Vedic Multiplier, we will be designing each of the following higher stages of the Multipliers. Utilizing the 4-Bit Multipliers, the 8-Bit Multiplier is developed. Utilizing the 8-Bit Multipliers, the 16-Bit Multiplier is then developed.<sup>[13]</sup> Finally, utilizing these 16-Bit Multipliers, we have designed the proposed model and improved version of the fast 32-Bit Vedic Multiplier.

The inputs X(X31-X0), Y(Y31-Y0), 32-Bit Carry-Save Adder and the 16-Bit Adder are used[14]as the I/O components



Fig. 9: Improved 4-Bit Vedic Multiplier Model

in the design of the block model of this improved 32-Bit Vedic Multiplier. Fig. 10. below shows the architecture of the 32-Bit Improved Multiplier.

# Methodology

Firstly, the existing version of the 4-bit Vedic Multiplier is nicely designed. Correspondingly, the scale of the Vedic Multiplier is expanded until 32 bits, i.e., 8-bit, 16-bit and then finally 32-bit utilizing the CSA. By utilizing the Binary Multipliers and the CSA again, the improved version of the 4-bit Vedic Multiplier model is implemented. Similarly, this improved Vedic Multiplier range is expanded until 32bits, i.e., 8-bit, 16-bit and 32-bit. Using Verilog HDL, the functionality is designed and synthesized, analyzed using the ModelSim Software, and then the ultimate Synthesis is done by utilizing the XILINX ISE Design Suite.

# **EXPERIMENTAL RESULTS AND SIMULATION**

# Simulation Results

The Xilinx ISE Simulator Tool is utilized for the execution of the proposed model for which the test bench is also being programmed using Xilinx tool. The Verilog HDL codes for all the circuit components -2x2 Multiplier, RCA n-bit, CSA n-bit, 4x4, 8x8, 16x16 and finally, the proposed 32-bit Vedic Multiplier is written and compiled successfully. Then, we have used the ModelSim Software for obtaining the Simulation Results of the different components. Finally, the following synthesis process is performed with Xilinx synthesis tool until 32-bit operations.

The timing waveforms conclude all the possible input and output data bits. The waveforms of Simulation



Fig. 10. Improved 32-Bit High-Speed Vedic Multiplier



Fig. 11. 4x4 Vedic Multiplier Simulation Outcomes

Outcomes for 4x4 Multiplier are presented in Fig. 11. whereas for 32x32 Proposed Vedic Multiplier, its Simulation Outcome waveforms are illustrated in Fig. 12. Table 2 and Table 3 below displays the obtained values of delay and total no. of consumed LUTs for the respective existing model and the proposed model of our 32x32 Vedic Multiplier.

From the Fig.11., it can be observed how the number of LUTs are allotted, used and using the synthesis results, the information regarding the number of Slice LUTs available and used, the number of the fully used LUT-FF pairs and the total number of the Bonded IOBS used or available for a 4x4 Multiplier are obtained successfully from these Simulation and Synthesis Results. Hence, the time delay for a 4x4 is also gathered successfully by the implementation of the Timing Summaries or Diagrams.

From the Fig.12., it can be observed how the number of LUTs are allotted, used and using the synthesis results, the information regarding the number of Slice LUTs available and used, the numbers of the fully used LUT-FF pairs and the total number of the Bonded IOBS used or available for a 32x32 Multiplier are obtained successfully from these Simulation and Synthesis Results. Hence, the time delay for a 32x32 is also gathered successfully by the implementation of the Timing Summaries or Diagrams.

# **Comparison of Literature Survey Parameters**

Hence, when analyzing each of these literature survey models shown in the Table 1, each model has its own limitations. One of the models has a higher time delay, one has higher number of LUTs, another one has lesser speed



Fig. 12. 32x32 Vedic Multiplier Simulation Outcomes

S.No.	Title of Paper	Author	Parameters	Limitations	
1	Performance Analysis for the Vedic Multiplier Using	Vijaya Lakshmi et al.	Delay: 39.74ns. for 16-bit	The Time Delay is on a bit higher side when compared to the other models	
	the Modified Full Adders		<b>LUTs:</b> 198 for 8-bit		
2	Area Efficient Modified	Challa Ram	<b>Delay:</b> 38.82ns. for 16-bit	The number of LUTs are on the higher side	
	Vedic Multiplier	et al.	<b>LUTs:</b> 1243 for 16-bit	when compared to the other models	
3	Implementation of an efficient Multiplier Using the Vedic Multiplication	Paras Gulati et al.	<b>Delay:</b> 23.367ns. for 16-bit	Power Consumption is quite high in this model when compared to other models	
	Algorithms		LUTs: 978 for 16-bit		
4	Comparative Study of Perfor- mance Vedic Multiplier on the Basis of Adders Used	Josmin Thomas et al.	<b>Delay:</b> 28.644ns. for 16-bit	Consumption of Area or Memory is high in this model when compared to the other models	
			Slice LUTs: 93 slices		
5	Design of High-Speed Vedic Multiplier Using the Multi- plexer Based Adder	Saji. M. Antony et al.	<b>Delay:</b> 16.994ns. for 16-bit	Speed Efficiency is low and Percentage Improvement in Speed is very less when compared to other models	
			<b>LUTs:</b> 594 for 16-bit		

Table 1: Comparison of Literature Survey Parameters

S No	Title of Paper	Author	Paramotors	limitations
5.110.		Author	Fuluineters	
6	Design of Low Power and High-Speed Modified Carry Select Adder for 16-bit Vedic Multiplier	Bhavani Prasad et al.	<b>Delay:</b> 1.6ns. for 8-bit <b>LUTs:</b> 231 for 8-bit	Circuit is quite expensive and complex for imple-mentation physically when compared to the other models

and some other models have higher area consumption, complexity, fragility, etc. Thus, to counter all these drawbacks and address all these concerns, a performance optimized realization of 32-bit Vedic Multiplier is designed and implemented. The proposed model showed very promising results in all the parameters. The only drawback of the proposed model is a hike in area occurs at certain point of time which increase the no. of slice LUTs.

# Comparison of Existing Model with Proposed Model

#### Table 2: Existing Vedic Multiplier's Parameters

S.NO	EXISITNG VEDIC MULTIPLIER	DELAY	LUT'S
1	4 -bit	14.215	38
2	8-bit	24.186	201
3	16-bit	43.714	903
4	32-bit	68.859	3802

Table 3: Proposed Vedic Multiplier's Parameters

		-	
S.NO	IMPROVED VEDIC MULTIPLIER	DELAY(in ns)	LUT'S
1	4-bit	3.873	24
2	8-bit	6.205	124
3	16-bit	9.735	554
4	32-bit	16.195	2346

From all these three tables, Table 1, Table 2and Table 3, the time delay (in ns.) and the number of LUTS for all the 4x4 Multiplier, 8x8 Multiplier, 16x16 Multiplier, 32x32 Vedic Multiplier are computed and tabulated successfully as shown above for the different literature survey models, previous existing model of the Vedic Multiplier and the newly implemented and proposed model of the Improved Vedic Multiplier.

# **CONCLUSION AND FUTURE SCOPE**

# Conclusion

This research article discusses the existing standard Vedic Multiplier design constraints and limitations, and in order to overcome its drawbacks, a new Vedic multiplier prototype is proposed and realized. This proposed and developed method is much more efficient with respect to the time delay than all the existing methods. Higher Speed, Simpler algorithm, power efficiency, increased throughput, area usage and decrease in size are some of the significant gains of this proposed model. This enhanced architecture model is used to accelerate and improve the multiplication among the various existing models.

# **Future Scope**

Vedic multiplier using one CSA rather than two CSA is a major contribution to VLSI industry.

As Moore's law states that the count of transistors doubles about every two years. Also, the speed and capacity for computing increases with count of transistor, Vedic multiplier with one CSA can decrease delay, Consumption of power, Area, increase in speed. With these results, one can save cost, time, and energy. It is very much can be replaced with Vedic multiplier of two CSA in the coming days.

# REFERENCES

- [1] Vijaya Lakshmi "Performance Analysis for the Vedic Multiplier Using the Modified Full Adders" International Conference on the Innovations in Power and Advanced Computing Technologies (iPACT) IEEE (2017).
- [2] G. Challa Ram, D. Sudha Rani, Y. Rama Lakshmanna, K. Bala Sindhuri "Area Efficient Modified Vedic Multiplier" 2016 International Conference on Circuit, Power and Computing Technologies, IEEE (March 2016).
- [3] Paras Gulati, Harsh Yadav, Manoj Kumar Taleja "Implementation of an efficient Multiplier Using the Vedic Multiplication Algorithms" 2016 International Conference on Computing, Communication and Automation (ICCCA), IEEE (2016).
- [4] V. Vijay, et al., "Energy efficient CMOS Full-Adder Designed with TSMC 0.18µm Technology," International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [5] Ch. Srivalli, et al., "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- [6] Chandra Shaker Pittala, and Vallabhuni Vijay, "Design Of 1-Bit FinFET Sum Circuit For Computational Applications," In International Conference on Emerging Applications of Information Technology, pp. 590-596. Springer, Singapore, 2021.
- [7] Rajeev Ratna Vallabhuni, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15nm CNTFET Using Multiplexer," Lecture Notes in Networks and Systems, 2021.
- [8] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.

- [9] B. M. S. Rani, et al., "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021.
- [10] Ch. Srivalli, et al., "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCETEA-2011), India, June 18, 2011, pp. 224-227.
- [11] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICIC-NIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: https://ssrn.com/abstract=3769235 or http://dx.doi.org/10.2139/ssrn.3769235
- [12] Manchala Sreeja, and Vallabhuni Vijay, "A Unique Approach To Provide Security For Women By Using Smart Device," European Journal of Molecular & Clinical Medicine, vol. 7, iss. 1, 2020, pp. 3669-3683.
- [13] Vallabhuni Vijay, et al., "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [14] Swathi, S., et al., "A hierarchical image matting model for blood vessel segmentation in retinal images," International Journal of System Assurance Engineering and Management, 2021, pp. 1-9.
- [15] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [16] Chandra Shaker Pittala, et al., "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615
- [17] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, P ASHOK BABU, "System to Obtain Finite Gain and Noise of an Electrocardiogram Amplifier," The Patent Office Journal No. 43/2019, India. International classification: H03F3/38. Application No. 201941042674 A.
- [18] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, "System and Method to Improve Performance of Amplifiers Using Bias Current," The Patent Office Journal No. 43/2019, India. International classification: C12Q1/6869. Application No. 201941042648 A.
- [19] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [20] V. Siva Nagaraju, P. Ashok Babu, Vallabhuni Rajeev Ratna, Ramya Mariserla, "Design and Implementation of Low Power 32-bit Comparator," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020), Palai, India, December 10-11, 2020, pp. 459-468. Available at SSRN: https://ssrn. com/abstract=3769748 or http://dx.doi.org/10.2139/ ssrn.3769748

- [21] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Veerastu Sivanagaraju, Chandrashaker Pittala, "System for Minimizing Crosstalk Effects of Shells and Designing Multiwalled Carbon Nanotube Models," The Patent Office Journal No. 43/2019, India. International classification: B82Y10/00. Application No. 201941042460 A.
- [22] M. Akila, C. Gowribala, S. Maflin Shabby "Implementation of High-Speed Vedic Multiplier using Modified Adder" 2016 International Conference on Communication and Signal Processing, IEEE(April 2016).
- [23] Josmin Thomas, R. Pushpangadan, Jinesh S "Comparative Study of Performance Vedic Multiplier on the Basis of Adders Used" 2015 International WIF Conference on Electrical and Computer Engineering (WIECON-ECE), IEEE (December 2015).
- [24] Saji. M. Antony, S. Sri Ranjani Prashanthi, Dr S. Indu, Dr Rajeswari Pandey "Design of High-Speed Vedic Multiplier Using the Multiplexer Based Adder", 2015, International Conference on Control, Communication & Computing India(ICCC), IEEE(November 2015).
- [25] Kokila Bharathi Jaiswal, Nithish Kumar V., Pavithra Seshadri, Lakshmi Narayana G. "Low Power Wallace
- [26] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [27] K.H. Bindu, et al., "FINFET Technology in Biomedical-Cochlear Implant Application," International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
- [28] Chandra Shaker Pittala, et al., "Novel Architecture for Logic Test Using Single Cycle Access Structure," Journal of VLSI Circuits And Systems, vol. 3, iss. 1, 2021, pp. 1-6.
- [29] Chandra Shaker Pittala, et al., "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
- [30] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandrashaker Pittala, and Sonagiri China Venkateswarlu, "System for Reducing Crosstalk Delays In Electronic Devices Using A CMOS Inverter," The Patent Office Journal No. 43/2019, India. International classification: H03B5/18. Application No. 201941042515 A.
- [31] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijcaay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
- [32] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.