

# Fundamental Code Converter Block Design using Novel CMOS Architectures

M. Mejail<sup>1</sup>, B.K. Nestares<sup>2</sup>, L. Gravano<sup>3</sup>, E. Tacconi<sup>4</sup>, G.R. Meira<sup>5</sup>, A. Desages<sup>6</sup>

<sup>1-6</sup>Centro de Investigacion y Desarrollo de Tecnologias Aeronauticas (CITeA) Fuerza Aerea Argentina Las Higueras, Cordoba, Argentina

## KEYWORDS:

ADC;  
ASICs;  
Binary;  
Decoder;  
Delay;  
FinFET;  
Multiplexer;  
Power;  
Thermometer.

## ARTICLE HISTORY:

Received 11.07.2022  
Accepted 26.08.2022  
Published 21.09.2022

## DOI:

<https://doi.org/10.31838/jvcs/04.02.06>

## ABSTRACT

In this paper, a decoder is designed to convert the binary data to thermometer code. This paper involves a 4-bit decoder such that it consists of 4 inputs and 15 outputs. This decoder is designed in two different ways; IG-LP mode decoder and multiplexer based decoder. The IG-LP mode decoder is designed using the truth table of binary to thermometer decoder. This logic based decoder consists of 15 different logics, which are developed using the FinFET technology. The multiplexer based decoder is designed using 2:1 multiplexer circuits. These 2:1 multiplexers are also designed using FinFET technology. FinFET 18nm spectre models are used in cadence to design and simulations of proposed circuits. The performance validation has done with respect to power consumption, delay, PDP and EDP of both the designs.

Author's e-mail: Mejail.mej@ing.unrc.edu.ar

How to cite this article: Mejail M, Nestares BK, Gravano L, Tacconi E, Meira GR, Desages A. Fundamental Code Converter Block Design using Novel CMOS Architectures. Journal of Complementary Research, Vol. 4, No. 2, 2022 (pp. 38-45).

## INTRODUCTION

Decoder is an electronic circuit that is used to convert the input binary data into another form of data. Every output data that is obtained through the decoder depends upon the unique input data. A decoder consists of multiple inputs and outputs, which makes their role crucial in ICs. There are many types of decoders, where each decoder has its application. In this paper, a decoder is designed in such a way that it converts the binary data to thermometer data.<sup>[1-9]</sup> A thermometer code relates the output produced by the thermometer. This decoder consists of x-bit binary data and 2x-1 thermometer data. This decoder design can be used in DAC, that it can be used in ASICs. Figure 1




Fig. 1: Thermometer codes graphical representation

shows the graphical representation of thermometer codes from values 0 to 7.<sup>[1-13]</sup>

For example, an output 01101 is invalid in thermometer code Here with the help of truth table, a logic based binary to thermometer decoder can be designed. From the Fig. 1, as the binary value increases, the thermometer code changes from low to high, which resembles the function of a thermometer. Using this logic, a decoder is designed, such that it converts the binary data to the corresponding thermometer output data. Decoders are the combinational circuits that are used in analog to digital converters, seven-segment displays and memory address decoding.<sup>[14-24]</sup>

In the past few years, various decoder designs arrived, which has their own advantages and disadvantages. The binary decoders are the decoders that are used to convert the coded inputs to coded outputs. Some of the ICs developed using the binary decoders are, IC-74138 is a 3:8 line decoder, IC-74154 is a 4:16 decoder and IC-7442 is a BCD to decimal decoder. Also using reversible logic gates, decoders are developed. The decoder that converts the binary data to thermometer data is also designed previously using the binary decoding technique. Figure 2 represents conversions of the existing circuit of binary to thermometer decoder.<sup>[25-35]</sup>

Specifically, when the decoders are designed using the direct implementation of logic gates, the cost and the complexity of the design gets increased. Also using the direct implementation of logic gates consist large number of transistors at transistor level thereby increasing the power consumption of the circuit. To overcome these disadvantages, FinFET technology is used. As FinFETs have lower threshold voltage, they are operated at low voltages, which is an added advantage.<sup>[36-39]</sup>

This paper mainly deals with the decoder that converts the binary data to thermometer data, which can be used in the Digital-to-Analog converters. This decoder is designed in two ways to analyze its efficiency. One design involves the IG-LP mode and other design involves multiplexer. To make an efficient use of this decoder, it is designed using the FinFET technology. FinFET technology results in the reduction of leakage power, power consumption and delay. Here particularly the FinFET 18nm technology is used to reduce the chip area which plays a crucial role in integrated circuits. In the next section the working process, applications and advantages of FinFET technology are provided. Later the block diagram of the decoder is illustrated with all its internal circuit diagrams. In the results section, the transient response are included and analysis is carried out for power, delay, PDP, EDP for both the designs and are compared in terms of efficiency. The future works are demonstrated in conclusion section for further development.<sup>[17-21]</sup>

### FinFET CHARACTERISTICS AND MODELING

A FinFET also called as the fin field-effect transistor is a multi-gate device that is used in the design of modern processors. Figure 3 represents the diagram of double gate FinFET device. There are two types of FinFETs. They are the SG mode and IG mode. In SG mode the gate terminals are shorted, thus it acts as a three terminal device. The terminals are not shorted in IG mode which is why they

have four terminals. In this paper this IG-LP mode is used for designing the decoder. This IG-LP mode is particularly used to reduce the area and leakage power consumption. Using the equations obtained from the truth table of binary to thermometer decoder the IG-LP logics are developed. The design and analysis for binary to thermometer decoder in this technique are carried out using the Cadence virtuoso tool.<sup>[17,18]</sup>

This FinFET device came into existence due to the continual increase in integration. In this device, the thickness of the fin decides the effective channel length. To reduce the short channel effect, leakage current and threshold voltage, FinFET technology is evolved. The integrated circuits that are designed using the FinFET technology resulted in the low power consumption, low static leakage current and increase in operating speed. The working principle of a FinFET is very similar to a conventional MOSFET. The MOSFET can function in two modes, namely enhancement mode and depletion mode. When there is no




Fig. 3: Diagram of a Double Gate FinFET device




Fig. 2: Existing circuit of Binary to Thermometer decoder<sup>[5]</sup>





Fig. 4: Different modes in FinFET technology

voltage at the gate terminal, the channel exhibits maximum conductance. The conductivity of the channel reduces when the voltage changes from negative or positive. When the voltage at gate terminal is more, the device conducts more in enhancement mode than the depletion mode. There are various modes in FinFET technology. They are the IG mode, SG mode and LP mode. Figure 4 represents the different modes in FinFET technology.<sup>[15-21]</sup>

Figure 4(a) represents the SG mode, Fig. 4(b) represents LP mode and Fig. 4(c) represents IG mode. Each mode has its own advantages. In IG mode, the front and back gate are provided with two different input voltages, thus the transistor in this mode consists of four terminals. In IG mode the complexity of the circuit gets reduced but delay is more compared to CMOS. Using SG mode resulted in better drive strength, as two gates of the transistor are shorted making it more efficient. But the primary requirement of the VLSI technology is to reduce the power consumption and area of the circuit. In this case IG-LP mode is used to meet these requirements.




### PROPOSED 4-BIT DECODER BLOCK USING FINFET MODELS

In this section, the decoder design is illustrated in two methods. In the first method, the decoder is designed using the IG-LP mode logic. These design consists of 15 symbols, each comprise of its own logic. The circuit diagrams of 15 symbols are demonstrated below.

The Figure 5, 15 symbols are merged to form the decoder design. The block diagram of the decoder design using the IG-LP mode is demonstrated in Fig. 5..

In Fig. 6, all the 15 symbols are grouped into a single circuit, collectively forms the logic-based binary to thermometer decoder. Each symbol consists of its own logic that and is implemented using the truth table [39].

In figure 4, all the 15 symbol circuits that comprises of IG-LP mode are merged together and sufficient inputs are provided. The inputs provided here are the pulse voltages. The outputs of each symbol are plotted using the Cadence Virtuoso tool. The second method of decoder






Fig. 5: Logic circuit for symbols of T1 to T15





Fig. 6: Binary to Thermometer Decoder using IG-LP mode

design is based on the 2:1 multiplexer. All the 15 symbols are designed using 2:1 multiplexers. As this logic diagrams are developed using logic equations, 2:1 multiplexers are designed in such a way that they perform the logic OR and logic AND functions. These 2:1 multiplexers are used in circuit design of symbols. The circuit diagrams of all the 15 symbols are demonstrated in Fig. 7.

After the designing of these 15 symbols they are merged together to form the decoder design using multiplexer. The block diagram of decoder design is shown in Fig. 8..

In Fig. 8, all the 15 symbols are grouped into a single circuit, collectively forms the multiplexer-based binary to thermometer decoder. Each symbol consists of its own logic that and is implemented using the 2:1 multiplexers.

From truth table of Binary to Thermometer Decoder, using k-maps, the logics equations are simplified and these equations are turned into circuits using the FinFET IG-LP mode. The obtained logic equations after simplification are






Fig. 7: Mux based Logic circuit symbols of T1 to T15

$$T_1 = B_1 + B_2 + B_3 + B_4 \quad (1)$$

$$T_2 = B_2 + B_3 + B_4 \quad (2)$$

$$T_3 = B_1B_2 + B_3 + B_4 \quad (3)$$

$$T_4 = B_3 + B_4 \quad (4)$$

$$T_5 = B_3(B_1 + B_2) + B_4 \quad (5)$$

$$T_7 = B_1B_2B_3 + B_4 \quad (6)$$

$$T_8 = B_4(B_1 + B_2 + B_3) \quad (7)$$

$$T_9 = B_4(B_1 + B_2 + B_3) \quad (8)$$

$$T_{10} = B_4(B_2 + B_3) \quad (9)$$

$$T_{11} = B_4(B_1B_2 + B_3) \quad (10)$$

$$T_{12} = B_4(B_1B_2 + B_3) \quad (11)$$

$$T_{13} = B_4B_3(B_1 + B_2) \quad (12)$$

$$T_{14} = B_4B_3B_2 \quad (13)$$

$$T_{15} = B_4B_3B_2B_1 \quad (14)$$

**SIMULATION RESULTS AND EXPERIMENTAL FINDINGS OF THE PROPOSED WORK**

These circuits are designed using the Cadence Virtuoso tool. This tool is majorly used in the design of the circuits that are used in the modern processors. Before hardware implementation, the circuits are designed in this tool and are analyzed in various ways to understand the properties, advantages, and disadvantages.

Figure 9 displays the transient response obtained by IG-LP mode binary to thermometer decoder.

In the output waveform, it is observed that all the output remains low when the binary input is 0000. When the binary input is 0001, only t1 remains low and all other outputs are high. If the binary input is 0010, except T<sub>1</sub> and T<sub>2</sub> all other outputs remains high. Similarly, when the binary input is 1111, all the outputs are high. Thermometer decoder has some properties which need to be verified from the above output waveform. When a 0 occurs




Fig. 8: Binary to Thermometer decoder design using 2:1 multiplexers




Fig. 9: Transient response of IG-LP mode Binary to Thermometer decoder

demonstrated below by considering binary input data as B<sub>4</sub> to B<sub>1</sub> and thermometer output data as from T<sub>15</sub> to T<sub>1</sub>.



TABLE I. COMPARISON TABLE FOR POWER, DELAY, PDP, EDP FOR IG-LP MODE DECODER DESIGN

VDD	Power ( $\mu$ W)	Delay ( $\mu$ s)	PDP ( $\times 10^{-12}$ J)	EDP ( $\times 10^{-12}$ JS)
0.1	0.0183	278.7	5.10	0.0014
0.2	0.0193	332.4	6.41	0.0021
0.3	0.0854	377.8	32.2	0.012
0.4	0.482	533.8	257.2	0.137
0.5	1.653	576.4	952.7	0.549
0.6	3.322	624.9	2075.7	1.29
0.7	5.050	673.3	3400	2.28
0.8	6.799	719	4888.4	3.51
0.9	8.875	761.4	6757.4	5.14
1.0	11.36	6823.6	9356	7.7

values are 0.0183 $\mu$ W and 278.7 $\mu$ s, respectively. Similarly, when  $V_{DD}$  is set to 0.2V the power and delay values are 0.0193 $\mu$ W and 332.4 $\mu$ s, respectively. It is observed that, as the  $V_{DD}$  increases the power and delay of the circuit also increases.

### EXPERIMENTAL FINDINGS OF THE PROPOSED WORK

Table 1 illustrates the comparison for delay, power delay product (PDP), energy delay product (EDP) for the IG-LP mode proposed design.

TABLE I.

From Table 1 it is observed that when  $V_{DD}$  is set to 0.1V, the power and delay are 1.83nW and 278.7 $\mu$ s. Here the PDP and EDP are also calculated. PDP is referred as the average energy consumed per switching event and EDP can deal with increased delay for lower energy. These two factors are very important in Nanoelectronics as the performance of any design can be calculated and later the drawbacks can be improved. When  $V_{DD}$  is set to 0.1V, EDP and PDP are 5.10pJ and 0.0014pJs. The power and delay at 0.5V is 1.653 micro watts and 576.4 micro seconds. In this condition, PDP and EDP are 952.7 Pico joules and 0.549pJs. There is a large variation in all the factors at  $V_{DD}$  at 0.5V. When  $V_{DD}$  is 0.6V and 0.7V, there is no large variation in EDP and PDP. But when the  $V_{DD}$  is set to 1V, there is a large variation in power and delay which gradually leads to higher values of EDP and PDP.

### CONCLUSION

In this paper, the binary to thermometer decoder is designed in two methods. They are the logic-based decoder and multiplexer based decoder. In logic-based decoder, FinFET with 18nm technology in IG-LP mode is used. This IG-LP mode is particularly used to reduce the area and leakage power consumption of the circuit to make

it more viable in application specific ICs. Nanoelectronics play a major role in the advanced technologies, where there is a requirement for low power consumption and high speed of operation. When the multiplexer-based decoder design is considered, only 2:1 multiplexers are used in this design process. This complexity to this design is less compared to the IG-LP mode. The entire operation of the decoder circuit is carried out using the functionality of 2:1 multiplexers. These two designs can be used in ADCs. In future, these designs can be modified in further development process in order to make use of these designs for various requirements. The IG-LP mode used in this design can be replaced with SG mode, if there is a need of enhancing the drive strength and a better control of the channel length. When there is a need of reducing the area of the circuit, IG mode is used. The speed of operation becomes slow when 2:1 multiplexers are used as the delay is added in switching the ports. If these 2:1 multiplexers are replaced with 4:1 multiplexers, there is a chance of enhancing the speed of operation and further reduces the cost and complexity of the circuit.

### REFERENCES

- [1] Ravindra Singh Kushwah, Manorama Chauhan, Pavan Shrivastava, Shyam Akashe, "Modelling and Simulation of Fin-FET Circuits with Predictive Technology Models", Radioelectronics and Communication systems, vol. 57 2012, pp. 553-558.
- [2] S. Sushma, S. Swathi, V. Bindusree, Sri Indrani Kotamraju, A. Ashish Kumar, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "QCA Based Universal Shift Register using 2 to 1 Mux and D flip-flop," IEEE 2021 International Conference on Advances in Computing, Communication and Control (ICAC3'21) 7th Edition (3rd and 4th December 2021), Mumbai, Maharashtra, India, December 03-04, 2021, pp. 1-6.
- [3] M. Sreevani, S. Lakshmanachari, B. Manvitha, Y.J.N. Pravalika, T.Praveen,V.Vijay, Rajeev Ratna Vallabhuni, "Design of Carry Select Adder Using Logic Optimization Technique," IEEE 2021 International Conference on Advances in Computing, Communication and Control (ICAC3'21) 7th Edition (3rd and 4th December 2021), Mumbai, Maharashtra, India, December 03-04, 2021, pp. 1-6.
- [4] M. Saritha, Chelle Radhika, M. Narendra Reddy, M. Iavanya, A. Karthik, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "Pipelined Distributive Arithmetic-based FIR Filter Using Carry Save and Ripple Carry Adder," Second IEEE International Conference on Communication, Computing and Industry 4.0 (C2I4-2021), Bengaluru, Karnataka, India, December 16-17, 2021, pp. 1-6.
- [5] S. Swathi, S. Sushma, V. Bindusree, L Babitha, Sukesh Goud. K, S. Chinavenkateswarlu, V. Vijay, Rajeev Ratna Vallabhuni, "Implementation of An Energy-Efficient Binary Square Root using Reversible Logic By Applying The Non-Restoring Algorithm," Second IEEE International Conference on Communication, Computing and Industry 4.0 (C2I4-2021), Bengaluru, Karnataka, India, December 16-17, 2021, pp. 1-6.

- [6] Kiran, K. Uday, Gowtham Mamidiseti, Chandra shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "A PCCN-Based Centered Deep Learning Process for Segmentation of Spine and Heart: Image Deep Learning," In Handbook of Research on Technologies and Systems for E-Collaboration During Global Crises, pp. 15-26. IGI Global, 2022.
- [7] Vallabhuni Vijay, V.R. Seshagiri Rao, Kancharapu Chaitanya, S. China Venkateswarlu, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, "High-Performance IIR Filter Implementation Using FPGA," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [8] Jujavarapu Sravana, S.K. Hima Bindhu, K. Sharvani, P. Sai Preethi, Saptarshi Sanyal, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "Implementation of Spurious Power Suppression based Radix-4 Booth Multiplier using Parallel Prefix Adders," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-6.
- [9] Chandra Shaker Pittala, Vallabhuni Vijay, A. Usha Rani, R. Kameshwari, A. Manjula, D.Haritha, Rajeev Ratna Vallabhuni, "Design Structures Using Cell Interaction Based XOR in Quantum Dot Cellular Automata," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [10] S. China Venkateswarlu, Mohammad khadir, V. Vijay, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, "Optimized Design of Power Efficient FIR Filter Using Modified Booth Multiplier," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [11] G. Naveen, V.R Seshagiri Rao, Nirmala. N, Pavan kalyan. L, Vallabhuni Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Design of High-Performance Full Adder Using 20nm CNTFET Technology," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [12] Mohammad khadir, S. Shakthi, S. Lakshmanachari, Vallabhuni Vijay, S. China Venkateswarlu, P. Saritha, Rajeev Ratna Vallabhuni, "QCA Based Optimized Arithmetic Models," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [13] P. Ashok Babu, P. Sridhar, and Rajeev Ratna Vallabhuni, "Fake Currency Recognition System Using Edge Detection," 2022 Interdisciplinary Research in Technology and Management (IRTM), Kolkata, India, February 24-26, 2022, pp. 1-5.
- [14] Koteswaramma, K. C., Vallabhuni Vijay, V. Bindusree, Sri Indrani Kotamraju, Yasala Spandhana, B. Vasu D. Reddy, Ashala S. Charan, Chandra S. Pittala, and Rajeev R. Vallabhuni, "ASIC Implementation of An Effective Reversible R2B Fft for 5G Technology Using Reversible Logic," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 5-13.
- [15] Ratna, Vallabhuni Rajeev, and Ramya Mariserla. "Design and Implementation of Low Power 32-bit Comparator." (2021).
- [16] Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
- [17] Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateswarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
- [18] Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteswaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
- [19] Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
- [20] Gollamandala Udaykiran Bhargava, Vasujadevi Midasala, and Vallabhuni Rajeev Ratna, "FPGA implementation of hybrid recursive reversible box filter-based fast adaptive bilateral filter for image denoising," Microprocessors and Microsystems, vol. 90, 2022, 104520.
- [21] Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
- [22] Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. <https://doi.org/10.1007/s12633-022-02016-8>.
- [23] M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. <https://doi.org/10.1007/s13198-022-01747-6>
- [24] B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
- [25] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [26] V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18 $\mu$ m Technology," International Conference on

- Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [27] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- [28] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCE-TEA-2011), India, June 18, 2011, pp. 224-227.
- [29] Vallabhuni Vijay, and Avireni Srinivasulu, "A Novel Square Wave Generator Using Second Generation Differential Current Conveyor," Arabian Journal for Science and Engineering, vol. 42, iss. 12, 2017, pp. 4983-4990.
- [30] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [31] M. Lavanya, Malla Jyothsna Priya, Ponukumatla Janet, Kavuluri Pavan Kalyan, and Vijay Vallabhuni, "Advanced 18nm FinFET Node Based Energy Efficient and High-Speed Data Comparator using SR Latch," International Conference On Advances In Signal Processing And Communication Engineering (ICASPACE 2021), Hyderabad, India, July 29-31, 2021.
- [32] J. Sravana, K.S. Indrani, Sankeerth Mahurkar, M. Prathathi, D. Rakesh Reddy, and Vijay Vallabhuni, "Optimised VLSI Design of Squaring Multiplier using Yavadunam Sutra through Deficiency Bits Reduction," International Conference On Advances In Signal Processing And Communication Engineering (ICASPACE 2021), Hyderabad, India, July 29-31, 2021.
- [33] S. Swathi, S. Sushma, C. Devi Supraja, V. Bindusree, L. Babitha and Vallabhuni Vijay, "A Hierarchical Image Matting Model for Blood Vessel Segmentation in Retinal Images," International journal of system assurance engineering and management, vol. 13, iss. 3, 2022, pp. 1093-1101.
- [34] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [35] Vallabhuni Vijay, J. Sravana, K.S. Indrani, G. Ajitha, A. Prashanth, K. Nagaraja, K.C. Koteswaramma, C. Radhika, M. Hima Bindu, N. Manjula, "A SYSTEM FOR CONTROLLING POSITIONING ACCORDING TO MOVEMENT OF TERMINAL IN WIRELESS COMMUNICATION BASED ON AI INTERFACE," The Patent Office Journal No. 50/2021, India. Application No. 202141055995 A.
- [36] Dr. L.V. Narasimha Prasad, Dr. Vijay Vallabhuni, Dr. S. China Venkateswarlu, Dr. V. Vhandra Jagan Mohan, Ms. P. Sruthilaya, Mr. K. Tarun Kumar, Mr. B. Raju, Mr. P. Ravinder, "Garbage Collector with Smart Segregation and Method of Segregation Thereof," The Patent Office Journal No. 04/2022, India. Application No. 202141062270 A.
- [37] Sravana, J., K. S. Indrani, M. Saranya, P. Sai Kiran, C. Reshma, and Vallabhuni Vijay, "Realisation of Performance Optimised 32-Bit Vedic Multiplier," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 14-21.
- [38] L. Babitha, U. Somanaidu, CH. Poojitha, K. Niharika, V. Mahesh, and Vallabhuni Vijay, "An Efficient Implementation of Programmable IIR Filter for FPGA," 1st International Conference on Innovations in Signal Processing and Embedded systems (ICISPES-2021), Hyderabad, India, October 22-23, 2021.
- [39] K. C. Koteswaramma, Ande Shreya, N. Harsha Vardhan, Kantem Tarun, S. China Venkateswarlu, and Vallabhuni Vijay, "ASIC Implementation of division circuit using reversible logic gates applicable in ALUs," 1st International Conference on Innovations in Signal Processing and Embedded systems (ICISPES-2021), Hyderabad, India, October 22-23, 2021.