

ESTIMATION OF RELIABILITY OF D FLIP-FLOPS USING MC ANALYSIS

K. ISMAIL*, N. H. KHALIL

Faculty of Architecture Planning and Surveying, Universiti Teknologi MARA, Perak Branch, Seri Iskandar Campus, 32610 Seri Iskandar, Perak, Malaysia

Email id : kharih005@perak.uitm.edu.my

Received: 18.01.19, Revised: 27.02.19, Accepted: 07.03.19

ABSTRACT

As the day by day size of the electronic devices has been decreased by scaling down the of the VLSI technology. For any electronic devices reliability is one of the best performance indicator which decides the life time of the any device. In this paper we investigated the performance of the low power edge triggered d flip flop and dual edge triggered static pulsed flip-flop respectively. Simulated the given circuit in cadence virtuoso environment using the 180 nm technology. To estimate the reliability we used the Monte Carlo analysis and applied at different corners such as SS,SF,FS,FF and TT respectively.

Keywords: D-Flip-Flops, Monte Carlo analysis, cadence virtuoso

INTRODUCTION

The current fourth industrial revaluation electronic devices plays prominent role in our day to day life. Devices like laptops, cell phones, and many electronic devices are to be operated in high speed and low power. Therefore, to reduce the power consumption operation of the circuits in a sub threshold region is one of the biggest challenge in present day scenario in VLSI technology. At present digital world flip-flops becomes one the crucial and most important circuits in many portable devices like

phase detectors, memories, security devices, microprocessors and many other applications[1-5]. Any electronic devices at present day scenario it consumes the almost 40-80% of total power in any system. As along the technology is rampant growth the latency of the circuit is going to be reduced. The reduction in power is results greatly impact the speed of the circuit respectively. Power consumption of the any circuit can be given by equation 1.

$$P_d = \alpha C_L V_{dd}^2 f_{clk} + V_{dd} I_{sc} + V_{dd} (I_{leakage} + I_{static}) \quad (1)$$

From the above equation P_d =power dissipation, C_L = load capacitance, I_{sc} =short circuit current, F_{clk} =clock frequency, I_{static} =static power respectively. The power consumption of the any electronic device can be classified in to three categories such as static power, dynamic power and switching power. there are a wide variety of flip-flops has been studied in the literature survey to reduce the power dissipation and improve the performance of the VLSI. There several approaches have been discussed to assess the metrics of the D flip flops[5-8]. In this paper we analysing the impact of the ageing and reliability of the D- flip flops using the Gaussian distribution techniques. The rest of the paper is organised as follows such as section 2 describes the literature survey of the different types of flip-flops and section 3 describes the reliability of the different flip flops using 6 sigma analysis respectively.

Literature Survey

Dual Edge Triggered Static Pulsed Flip-Flop(Detspff)

the schematic of the DETSPP as shown in figure 1.it consists of total four inverters which are used to generate the delayed and inverted outputs. The obtained signals from pulse generator and along with two NMOS pass transistors generates the a narrow sampling window in two edges such as rising and falling edges respectively.

Whenever the pulse signal being applied to the CMOS D flip flop as a results both N1 and N2 transistors being switched to ON and pass the data through SB and Rb respectively. Because of symmetric sizes of the all the transistors it produces the equal rise and fall times respectively. Therefore it

produces the high voltage drop and high leakage current[9-11].

Low Power Edge Triggered D Flip Flop(Lpedff)

In order to enhance the performance metrics of the D flip flops and reduce the power consumption and delay authors has been proposed a low power edge triggered D flip flop. figure 3. depicts the low power edge triggered D flip flop. The narrow pulse at both the rising and falling edge of the latch are equally distributed the clock. whenever the data is being applied to the D flip flop the data has been transfer to the output the response being inverted to either Q and Qb respectively[12-15].




Figure 1: SCHEMATIC OF DETSPFF .




Figure 3: LOW power dual edge triggered flip-flop

Estimation Of Reliability For The Detsppf And Lpedff

The circuit operation were simulated using the cadence virtuoso using the 180 nm technology cadence spectre as a simulator. In order to estimate the reliability of the above two flip flops applied a statistical analysis such as Monte carol analysis. we applied the 100 number of samples at each stage respectively. the obtained results from MC analysis as shown in figure 4 and 5 respectively.




Figure 4: Reliability representation of DETSPFF with respect to histogram




Figure 5: Reliability representation of LPEDFF with respect to histogram

From the above obtained results it clearly indicates the LPEDFF is more reliable as compared to the DETSPFF. As from the dispersion of the samples ratio

is comparatively very less which is 1.04809m for the LPEDFF and DETSPFF is 3.5478 respectively.

Table 1:repreasaion of reliability for both DETFF and LPEDFF

Type of FF	Reliability	No .of samples
DETSPFF	48.99	100
LPEDFF	45.36	100

Conclusion

Reliability is one of the crucial parameter for the any of the digital circuits. Here in this paper we discussed the reliability of the two flips such as DETSPFF and LPEDFF D flip flops respectively. we have verified the reliability at different corners such as SS,SF,FS,FF and TT.

References

1. A. Heung, and H. T. Mouftah, "Depletion/enhancement CMOS for a lowpower family of three-valued logic circuits," IEEE Journal of Solid-State Circuits, vol.SC-20, pp.609-615, April 1985.
2. I. M. Thoidis, D. Soudris, J. M. Fernandez, and A. Thanailakis, "Thecircuit design of multiple-valued logic voltage-mode adders," Proc. ofISCAS, pp.IV-162-165, May 2001.
3. H. M. H. Babu, M. R. Islam, A. A. Ali, M. M. S. Akon, et al, "Atechnique for logic design of voltage-mode pass transistor based multivalvemultiple-output logic circuits," Proc. of ISMVL, pp.111-116,May 2003.
4. X. Wu, and F. Prosser. "CMOS ternary logic circuits," IEE Proceedings,137-G, pp.21-27, Feb.1990.
5. J. M. Philippe, S. Pillement, and O. Sentieys, "A low-power and high-speedquaternary interconnection link using efficient converters," Procof ISCAS, pp. IV-689-692, May 2005.
6. S. L. Hurst, "Multiple-valued logic -its status and its future," IEEETrans on Computers, C-33, pp.1160-1179, Dec.1984.

7. F. Prosser, X. Wu, and X. Chen, "CMOS ternary flip-flops and theirapplications," IEE Proceedings, vol.135-E, pp.266-272, Sept.1988.
8. G. Hang, "A general method in the synthesis of ternary double passtransistorcircuits," Chinese Journal of Semiconductors, vol.27,pp.1566-1571, Sept. 2006.
9. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gatelevelweighted sum and threshold operations," IEEE Trans on ElectronDevice, 39, pp.1444-1455, Jun 1992.
10. P. Hasler, and T. S. Lande. "Overview of floating-gate devices, circuits,and systems," IEEE Trans. on Circuits and Systems-II, vol.48, pp.1-3,Jan. 2001.
11. J. Shen, K. Tanno, and O. Ishizuka, "Down literal circuit with neuron-MOS transistors and its applications," Proc of ISMVL, pp.180-185,1999.
12. O. Mirmotahari, and Y. Berg. "A novel D-latch in multiple-valued semi floating-gate recharged logic," Proc. of ISMVL, pp.210-213, May 2004.
13. H. Gundersen, and Y. Berg. "Fast addition using balanced ternarycounters designed with CMOS semi-floating gate devices," Proc. ofISMVL, pp.30-35, May 2007.
14. S. J. Park, B. H. Yoon, K. S. Yoon and H. S. Kim, "Design ofquaternary logic gate using double pass-transistor logic with neuronMOS down literal circuit," Proc. of ISMVL, pp.198-203, May 2004.
15. M. Inaba, K. Tanno, and O. Ishizuka, "Multi-valued flip-flop withneuron-CMOS NMIN circuits," Proc. of ISMVL, pp.282-288, May 2002.