

Fundamental Design Approach: Realization of Decoder Block for Secured Transmission

Fahad Al-Jame¹, Rana A. Al-Fares², Wesam Ali³, H. Ashour⁴, Nimer Murshid⁵

¹⁻⁵School of Electrical Engineering, Kuwait Institute for Scientific Research (KISR), P.O. Box 24885 Safat, Kuwait

KEYWORDS:

Body Biasing;
Decoder;
CNTFET;
Source Biasing.

ARTICLE HISTORY:

Received 15.07.2022
Accepted 11.08.2022
Published 24.09.2022

DOI:

<https://doi.org/10.31838/jvcs/05.01.08>

ABSTRACT

VLSI technology is essential for chip fabrication, and 3 to 8 decoder circuits are used in electronic gadgets; consistency of design, small, fast, in this proposed circuit, 3 to 8 decoder is implemented using 20nm CNTFET technology. 3 to 8 decoders are the key segments in some real-time applications. For the most recent couple of years, the minuscule size of MOSFET, which is under many nanometers, made some operational issues, for example, expanded entryway oxide leakage, intensified intersection leakage, high sub-limit conduction. The proposed model is recreated utilizing Cadence virtuoso with 20nm CNTFET nodes.

Author's e-mail: Fah.al-ja@kisir.edu.kw, ranaa.al@kisir.edu.kw, wesamal.i@kisir.edu.kw, ashour.h@kisir.edu.kw, nimer.mur@kisir.edu.kw

How to cite this article: Al-Jame F, Al-Fares RA, Ali W, Ashour H, Murshid N. Fundamental Design Approach: Realization of Decoder Block for Secured Transmission. Journal of Complementary Research, Vol. 5, No. 1, 2023 (pp. 55-60).

INTRODUCTION

The increase in demand for ultra-high-speed processors, lower power consumptions of integrated circuits and smaller dimensions has evolved the technology scaling and challenging issues for the designers. CNFET built on single-walled semiconducting has led to complement silicon and extended CMOS technology scaling at sub-10nm technology nodes. Semiconducting carbon nanotubes based on their properties like excellent carrier mobility, mean free path and improved electrostatics for nanoscales as because of this, CNTs are the best replacement for silicon.^[1-11]

Types of CNFETs

The two main types of CNFETs are back-gated CNFET and Top-gated CNFET.

Back-gated CNFETs

Tans introduced the CNFETs to demonstrate specialized switching ways and made the CNFETs in research progressions. Earlier, CNFETs are back-ended that involve strips parallelly on metal over a silicon diode substrate in random pattern depositing CNTs on top. The CNTs of two metal strips are formed consists of the preconditions of field effect transistor. The metal strip one is 'source', and the second is 'drain' makes contact ends. A metal contact

is made on the back which is used as gate oxide is of silicon oxide substrate.^[12-19]

This technique has some drawbacks as for further improvement introduced a top-gated structure CNFETs. The first is a metal contact, the nanotube on the top was minimal contact to the CNT, and the contact area is very small. A Schottky barrier forms at the metal-semiconductor interface is due to the semiconducting nature of the CNT increase the contact resistance. The second is due to back gate device geometry as the switching of the device on and off was made difficult at low voltage due to thickness, and the fabrication process led to poor contact between the gate dielectric and CNT.^[20-27]

Top-gated CNFETs

To increase the device performance, CNFET has designed with a top-gated structure. The structure is made by using a carbon nanotube on the oxidized wafer. Each nanotube is located via atomic force microscopy. High-resolution beam lithography is used to isolate the source and drain contacts. At the top of the nanotube, a thin top-gate dielectric is deposited using atomic layer deposition or evaporation. Eventually, the top gate contact on gate dielectric.^[28-37]

On a wafer, an array of the top-gated CNTFET can be fabricated, and unlike in the back gated case, the gate contacts are electrically isolated from each other. Also,

a larger electric field can be generated with respect to the nanotube using a lower gate voltage due to the gate electric's thinness. Thus, the advantages mean top-gated device are generally preferred over back-gated CNTFET despite their more complex fabrication process.^[38-47]

CNTFET CHARACTERISTICS AND MODELING

CNTFETs with device characteristics have been illustrated. In these transistors, the drain and source metal contacts are directly attached to the intrinsic nanotube channel, as these type of transistors can be known as Schottky barrier CNTFETs.^[7] The SB-CNTFETs show high gate voltage for electron conduction and low gate voltage for hole conduction when the metal Fermi level is pinned at the centre of the gap.^[8]

The essential operation of carbon nanotube transistor is like the metal oxide semiconductor FET as the electrons move from the source terminal to the drain terminal and the gate terminal is used as the controlling region for the flow of current in the channel, and the transistor is in the state of OFF if the gate voltage is zero.^[9] In the modelling issues, the preponderance of CNFETs models available is numerical as they cannot be implemented in modelling language to implement in electronic circuits such as Verilog-A, VHDL-AMS or SPICE. In general, the modelling of the device implies a solution for a set of partial differential equations. The operation of different structure is considered that as Schottky barrier CNTFET and the Metal Oxide Semiconductor Field Effect Transistor-Like CNTFET.^[10]

Schottky-barrier CNTFET

In the Schottky-barrier CNTFET channel region used is intrinsic CNT that is affix to source and drain metal, at the junction forms Schottky barriers. The carbon nanotube transistor operates an unusual Schottky barrier transistor such that transistor operation depends on changing contact resistance instead of the channel conductance.^[5] In a Partially gated Carbon nanotube transistor, the nanotube is uniformly doped with ohmic contacts at the ends and it of two types that is n-type and p-type depending on doping, whereas the doped source-drain CNTFET is three areas, one is p-type, second is n-type, and the third is the built-in gate. ON current is limited by charges caused in the gate's channel and not by the source doping. It either operates in enhancement mode or depletion mode of pure p-type or N-type with a principle of when the gate potential is applied, the height modulation of barrier is done.^[11]

Metal Oxide Semiconductor Field Effect Transistor-Like CNTFET

This device's structure is a bit different from SB-CNTFET, where it has been highly doped regions are used.

In this, the drain current is controlled by the gate terminal by changing several charges induced through the channel. It has many pros over SB-CNTFET as it can eliminate ambipolar conduction and furnish lengthy channel length such as the density of metal caused gap is significantly/ famously reduced. The (related to things that slowly feed off of and weaken other things) capacitance across the source and gate terminal is highly reduced and because of this increases the speed of operation of the transistor.

The MOSFET, like CNTFET operates like Schottky-barrier-CNTFET during ON condition with negative Schottky barrier height, and hence it transfers high ON current than SB-CNTFET. Faster operation is accomplished because the length across the drain/ source and gate terminals can be parted by the length of the source to drain, which reduces the parasitic capacitance and, because of this, increases the speed.^[12-13]

PROPOSED CIRCUIT: DESIGN AND REALIZATION

In the design process, the combinational circuit is considered that is the binary decoder which is a combinational logic circuit that converts n coded binary inputs to the 2n outputs. The combinational circuits have many applications like data multiplexing, demultiplexing, seven-segment display, encoder and memory address decoding.

In the VLSI system, power consumption is an important consideration. Here is the standard 3:8 decoder constructed using NAND gate, and for the complimentary operation, the Inverter test bench is used, as shown in Fig. 1. There are different colours used for indicating the terminals. The green colour line indicates the ground terminal, V_{DD} terminal is indicated by the red colour line. The A, B, C are the inputs, and the DO to D7 are output terminals indicated by pink and blue colours, respectively.

The 3:8 decoder is constructed using a NAND gate, and for the complementary operation, an inverter test bench




Fig. 1: Conventional decoder block diagram using NAND gates

is used. The operation of the decoder is when the input is $ABC=100$, and the D_3 line becomes zero NAND all other lines become one. The leakage current is reduced by connecting a sleep transistor with NAND gate, as shown in Fig. 2.

The cluster technique is used in the conventional circuits because sleep transistors are not used; instead of that, a standard gate is used, which is connected among all NAND gates to the ground terminal, as shown in Fig. 3. This technique is used to reduce the area and work the decoder the same as a standard decoder.

The cluster technique is used in the conventional circuits because sleep transistors are not used; instead, a standard gate is used, which is connected among all NAND gates to the ground terminal. This technique is used to reduce the area and work the decoder the same as a standard decoder.

The circuit of Fig. 4 is similar to the cluster circuit. The one difference is body biasing circuit is used instead of a

sleep transistor. The Threshold voltage of the transistor is modified by the body terminal of the biasing circuit.

In the circuit of Fig. 5, a source bias circuit is used instead of a sleep transistor. The standard input is connected to the voltage supply, the output of the inverter is connected to the source terminal, and the body terminal




Fig. 2: Conventional decoder block diagram using NAND gates with sleep transistor




Fig. 3: Conventional decoder block diagram using NAND gates with cluster circuit




Fig. 4: Decoder block diagram using NAND gates with body bias circuit




Fig. 5: Decoder block diagram using NAND gates with source biasing circuit




Fig. 6: Decoder block diagram using NAND gates with source coupled circuit.

is grounded. Sleep transistor threshold voltage is used to control the source terminal, which controls the output of the inverter circuit.

In this source coupled method, the third terminal of the NAND gate is connected to the inverter circuit input as shown in Fig. 6, source terminal of NMOS is connected to the inverter circuit.

Design of Efficient Decoder circuit consists of following novel techniques:

- The Decoder circuit designed without utilizing a sleep transistor using NAND gate
- The Decoder circuit designed utilizing a sleep transistor using NAND gate
- The Decoder circuit designed utilizing Cluster circuit using NAND gate
- The Decoder circuit designed utilizing a body biasing circuit using NAND gate
- The Decoder circuit designed utilizing a gate-source biasing circuit using NAND gate

The proposed designs are modeled and developed in a cadence virtuoso environment, and all the models have exhibited more significant improvement in terms of speed, power dissipation, power delay product (PDP) and energy-delay product (EDP). A sample transient response of the proposed circuit is depicted in Fig. 7.

The cadence virtuoso results for the 20nm CNTFET models at ultra-low supply voltages for the proposed results are given in the Table 1. For the supply voltages from 0.1V to 1V has applied for the above adopted novel circuits and their resultant PDP and EDP values shown a greater improvements in contrast to the standard decoder circuits developed using other conventional transistors.

Six novel approaches are considered for power minimization in the essential data encryption blocks of decoder modules. All these six methodologies are




Fig. 7: Transient response of circuit shown in Fig. 1

OBSERVATIONS OF THE PROPOSED DESIGNS

Proposed Design	Delay (ps)	Power (nW)	PDP (x10-18J)	EDP (x10-30Js)
Fig. 1	110	3.62	0.392	43.56
Fig. 2	82	3.74	0.298	25.15
Fig. 3	91	3.91	0.356	32.38
Fig. 4	93	4.87	4.464	42.11
Fig. 5	60	4.76	2.820	17.14
Fig. 6	128	4.49	5.850	73.55

implemented using 20nm CNTFET nodes in Cadence virtuoso. The circuits are simulated to validate the vital performance metrics of power dissipation and delay in addition to the other important specifications of leakage current and static power dissipation.

The body biasing technique of Fig. 3 has exhibited a progress of 4% and 29% for dynamic power consumption and delay, respectively. Similar kind of development has observed for the clustering method in of circuit shown in Fig. 4. The source biasing used in Fig. 5 has raised a speed improvement at 57% and the same kind of speed advantage has observed from source coupled mechanism given in Fig. 6.

CONCLUSION

In this proposed method, the decoder circuit presented with two techniques that are cluster technique and source coupled technique. The CNTFET has better control over the channel, have better values of threshold, high electron ability to move around, current density, linearity and transconductance. In different decoder design techniques, the cluster technique and source coupled technique are the better techniques for memory array application, where the source biasing decoder circuit configuration fulfils all the requirements. The circuit speed has been increased, which is an added fifty-seven percentage improvement as compared to other techniques. This has a minor delay,

which is suitable for decoder designing in row and column. The proposed body biasing technique and clustering technique has four percentage improvements in dynamic power and dynamic energy, twenty-nine percentage improvement in delay calculation. There is an improvement of eleven percentage in static energy in the body biasing technique and leakage current.

REFERENCES

- [1] He, Yixuan, Kyung Ki Kim, and Yong-Bin Kim, "Evaluations of Electronic Neuron Model for Low Power VLSI Implementation," *In 2019 IEEE International SoC Design Conference (ISOCC)*, 2019, pp. 206-207.
- [2] M. Saritha, Chelle Radhika, M. Narendra Reddy, M. Iavanya, A. Karthik, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "Pipelined Distributive Arithmetic-based FIR Filter Using Carry Save and Ripple Carry Adder," *Second IEEE International Conference on Communication, Computing and Industry 4.0 (C2I4-2021)*, Bengaluru, Karnataka, India, December 16-17, 2021, pp. 1-6.
- [3] S. Swathi, S. Sushma, V. Bindusree, L Babitha, Sukesh Goud. K, S. Chinavenkateswarlu, V. Vijay, Rajeev Ratna Vallabhuni, "Implementation of An Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm," *Second IEEE International Conference on Communication, Computing and Industry 4.0 (C2I4-2021)*, Bengaluru, Karnataka, India, December 16-17, 2021, pp. 1-6.
- [4] Kiran, K. Uday, Gowtham Mamidiseti, Chandra shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "A PCCN-Based Centered Deep Learning Process for Segmentation of Spine and Heart: Image Deep Learning," *In Handbook of Research on Technologies and Systems for E-Collaboration During Global Crises*, pp. 15-26. IGI Global, 2022.
- [5] Vallabhuni Vijay, V.R. Seshagiri Rao, Kancharapu Chaitanya, S. China Venkateswarlu, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, "High-Performance IIR Filter Implementation Using FPGA," *4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021)*, Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [6] Jujavarapu Sravana, S.K. Hima Bindhu, K. Sharvani, P. Sai Preethi, Saptarshi Sanyal, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "Implementation of Spurious Power Suppression based Radix-4 Booth Multiplier using Parallel Prefix Adders," *4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021)*, Jamshedpur, India, February 11-12, 2022, pp. 1-6.
- [7] Chandra Shaker Pittala, Vallabhuni Vijay, A. Usha Rani, R. Kameshwari, A. Manjula, D.Haritha, Rajeev Ratna Vallabhuni, "Design Structures Using Cell Interaction Based XOR in Quantum Dot Cellular Automata," *4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021)*, Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [8] Ratna, Vallabhuni Rajeev, and Ramya Mariserla. "Design and Implementation of Low Power 32-bit Comparator." (2021).
- [9] Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," *International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021)*, Chennai, India, September 24-25, 2021.
- [10] S. Sushma, S. Swathi, V. Bindusree, Sri Indrani Kotamraju, A. Ashish Kumar, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "QCA Based Universal Shift Register using 2 to 1 Mux and D flip-flop," *IEEE 2021 International Conference on Advances in Computing, Communication and Control (ICAC3'21) 7th Edition (3rd and 4th December 2021)*, Mumbai, Maharashtra, India, December 03-04, 2021, pp. 1-6.
- [11] M. Sreevani, S. Lakshmanachari, B. Manvitha, Y.J.N. Pravalika, T.Praveen,V.Vijay, Rajeev Ratna Vallabhuni, "Design of Carry Select Adder Using Logic Optimization Technique," *IEEE 2021 International Conference on Advances in Computing, Communication and Control (ICAC3'21) 7th Edition (3rd and 4th December 2021)*, Mumbai, Maharashtra, India, December 03-04, 2021, pp. 1-6.
- [12] S. China Venkateswarlu, Mohammad khadir, V. Vijay, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, "Optimized Design of Power Efficient FIR Filter Using Modified Booth Multiplier," *4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021)*, Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [13] G. Naveen, V.R Seshagiri Rao, Nirmala. N, Pavan kalyan. L, Vallabhuni Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Design of High-Performance Full Adder Using 20nm CNTFET Technology," *4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021)*, Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [14] J. Sravana, K.S. Indrani, Sankeerth Mahurkar, M. Prannathi, D. Rakesh Reddy, and Vijay Vallabhuni, "Optimised VLSI Design of Squaring Multiplier using Yavadunam Sutra through Deficiency Bits Reduction," *International Conference On Advances In Signal Processing And Communication Engineering (ICASPACE 2021)*, Hyderabad, India, July 29-31, 2021.
- [15] L. Babitha, U. Somanaidu, CH. Poojitha, K. Niharika, V. Mahesh, and Vallabhuni Vijay, "An Efficient Implementation of Programmable IIR Filter for FPGA," *1st International Conference on Innovations in Signal Processing and Embedded systems (ICISPES-2021)*, Hyderabad, India, October 22-23, 2021.
- [16] K. C. Koteswaramma, Ande Shreya, N. Harsha Vardhan, Kan-tem Tarun, S. China Venkateswarlu, and Vallabhuni Vijay, "ASIC Implementation of division circuit using reversible logic gates applicable in ALUs," *1st International Conference on Innovations in Signal Processing and Embedded systems (ICISPES-2021)*, Hyderabad, India, October 22-23, 2021.
- [17] Vallabhuni Vijay, J. Sravana, K.S. Indrani, G. Ajitha, A. Prashanth, K. Nagaraja, K.C. Koteswaramma, C. Radhika, M. Hima Bindu, N. Manjula, "A SYSTEM FOR CONTROLLING POSITIONING ACCORDING TO MOVEMENT OF TERMINAL IN WIRELESS COMMUNICATION BASED ON AI INTERFACE," *The Patent Office Journal No. 50/2021*, India. Application No. 202141055995 A.
- [18] Dr. L.V. Narasimha Prasad, Dr. Vijay Vallabhuni, Dr. S. China Venkateswarlu, Dr. V. Vhandra Jagan Mohan, Ms. P.

- Sruthilaya, Mr. K. Tarun Kumar, Mr. B. Raju, Mr. P. Ravinder, "Garbage Collector with Smart Segregation and Method of Segregation Thereof," The Patent Office Journal No. 04/2022, India. Application No. 202141062270 A.
- [19] Sravana, J., K. S. Indrani, M. Saranya, P. Sai Kiran, C. Reshma, and Vallabhuni Vijay, "Realisation of Performance Optimised 32-Bit Vedic Multiplier," *Journal of VLSI circuits and systems*, vol. 4, no. 2, 2022, pp. 14-21.
- [20] V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18 μ m Technology," *International Conference on Technology and Management (ICTM-2011)*, Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [21] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," *National conference on Recent Advances in Communications & Energy Systems, (RACES-2011)*, Vadlamudi, India, December 5, 2011, pp. 67-71.
- [22] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," *National Conference on Emerging Trends in Engineering Application (NCE-TEA-2011)*, India, June 18, 2011, pp. 224-227.
- [23] Vallabhuni Vijay, and Avireni Srinivasulu, "A Novel Square Wave Generator Using Second Generation Differential Current Conveyor," *Arabian Journal for Science and Engineering*, vol. 42, iss. 12, 2017, pp. 4983-4990.
- [24] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," *VLSI Architecture for Signal, Speech, and Image Processing*, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [25] Mohammad khadir, S. Shakthi, S. Lakshmanachari, Vallabhuni Vijay, S. China Venkateswarlu, P. Saritha, Rajeev Ratna Vallabhuni, "QCA Based Optimized Arithmetic Models," *4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021)*, Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- [26] P. Ashok Babu, P. Sridhar, and Rajeev Ratna Vallabhuni, "Fake Currency Recognition System Using Edge Detection," *2022 Interdisciplinary Research in Technology and Management (IRTM)*, Kolkata, India, February 24-26, 2022, pp. 1-5.
- [27] Koteswaramma, K. C., Vallabhuni Vijay, V. Bindusree, Sri Indrani Kotamraju, Yasala Spandhana, B. Vasu D. Reddy, Ashala S. Charan, Chandra S. Pittala, and Rajeev R. Vallabhuni, "ASIC Implementation of An Effective Reversible R2B Fft for 5G Technology Using Reversible Logic," *Journal of VLSI circuits and systems*, vol. 4, no. 2, 2022, pp. 5-13.
- [28] Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateswarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," *Journal of VLSI circuits and systems*, vol. 4, no. 01, 2022, pp. 33-41.
- [29] Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteswaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," *Journal of VLSI circuits and systems*, vol. 4, no. 01, 2022, pp. 27-32.
- [30] Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," *Journal of VLSI circuits and systems*, vol. 4, no. 01, 2022, pp. 12-19.
- [31] Gollamandala Udaykiran Bhargava, Vasujadevi Midasala, and Vallabhuni Rajeev Ratna, "FPGA implementation of hybrid recursive reversable box filter-based fast adaptive bilateral filter for image denoising," *Microprocessors and Microsystems*, vol. 90, 2022, 104520.
- [32] Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," *International Journal of System Assurance Engineering and Management*, 2022.
- [33] Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," *Silicon*, 2022. <https://doi.org/10.1007/s12633-022-02016-8>.
- [34] M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," *International Journal of System Assurance Engineering and Management*, 2022, pp. 1-8. <https://doi.org/10.1007/s13198-022-01747-6>
- [35] B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," *Journal of Ambient Intelligence and Humanized Computing*, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
- [36] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," *International Journal of System Assurance Engineering and Management*, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [37] S. Swathi, S. Sushma, C. Devi Supraja, V. Bindusree, L. Babitha and Vallabhuni Vijay, "A Hierarchical Image Matting Model for Blood Vessel Segmentation in Retinal Images," *International journal of system assurance engineering and management*, vol. 13, iss. 3, 2022, pp. 1093-1101.
- [38] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," *Traitement du Signal*, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [39] M. Lavanya, Malla Jyothsna Priya, Ponukumatla Janet, Kavuluri Pavan Kalyan, and Vijay Vallabhuni, "Advanced 18nm FinFET Node Based Energy Efficient and High-Speed Data Comparator using SR Latch," *International Conference On Advances In Signal Processing And Communication Engineering (ICASPACE 2021)*, Hyderabad, India, July 29-31, 2021