

Physical Design of Speed Improvised Factor in FPGA Applications

Mohamed Atef Abbas, Tarek M. Hatem, Mohamed A. Tolba, M. Atia

Faculty of Engineering Ain Shams University & Arab Academy for Science and Technology Cairo, Egypt

KEYWORDS:

Automatic test pattern generation; BIST; single cycle access; Scan Test.

ARTICLE HISTORY:

Received 15.07.2022 Accepted 18.08.2022 Published 24.09.2022

DOI: https://doi.org/10.31838/jvcs/05.01.09

Abstract

Conventional shift-based scan chains have the drawback of peak power consumption which is reduced by the proposed single cycle access test structure for logic test. With the reduction of this power consumption the activity during shift and capture cycles have been achieved. In addition, more accurate circuit behavior can be achieved even at stuck-at and at-speed tests using the proposed methodology. Thereby it accomplishes close proximity to the functional mode during higher frequency operation tests. By using the proposed design minimum number of test cycles can be gained to the existed literature. It is observed that test cycles per net is below 1 for larger designs when tested for simple test pattern generator algorithm without test pattern compression. Has the advantage of autonomous of the plan estimate conjointly gives an extra on-chip investigating flag permeability for each enrols. It is in reverse congruous to the standard full check plans and with a minor improvement existing test design generators and test systems can be utilized conjointly talked about for the arrangement of including built-in self-test (BIST) and gigantic parallel check chains with the proposed plan. The design and implementation of single cycle access test structure for logic test is functionally verified using Vivado. The pre layout and post layout synthesis and its physical design are performed using cadence Genus and Innonus tools respectively, with the optimized area, power, and delay.

Author's e-mail: Moham.a.ab@aast.edu, tarekm@aast.edu, a.tolba.moh@aast.edu, atia.m@aast.edu

How to cite this article: Abbas MA, Hatem TM, Tolba MA, Atia M. Physical Design of Speed Improvised Factor in Fpga Applications. Journal of Complementary Research, Vol. 5, No. 1, 2023 (pp. 61-66).

INTRODUCTION

The standard move check (SS) procedure is the first predominant test execution interior for the ultimate decades. Modified test plan period (ATPG) for progressive VLSI circuits is an NP-complete issue with exponential complexity. The complexity of the combinatorial method of reasoning changes.^[1-5] The less complex rationale is attempted interior a few capture cycles, making a colossal number of don't care in the midst of the rest of the test, in fact when test compression techniques are utilized. Complex and difficult test method of reasoning need to be braced and captured exceptionally frequently but the design needs to be moved all through the full check chain. One approach to decrease test time is to utilize a parallel channel chain.^[6-11] This leads to a gigantic increase of parallel check chains to diminish the length of the

Journal of VLSI circuits and systems, , ISSN 2582-1458

channel chains. In orchestration to help decrease test data volume, a built-in-self-test (BIST) instrument is utilized. One approach to decrease test time is to utilize a parallel check chain. This leads to a gigantic increase of parallel check chains to diminish the length of.^[12-17]

This paper presents a novel channel cell enrollment for a method of reasoning tests combined with a novel channel cell directing design. The structure grants a single cycle get to (SCA) to individual enlist sets.^[18-23] This gets to contrive is on a really essential level differing to SS. It can be compared to memory with single-cycle synchronous sort in and nonconcurrent scrutinized value, in spite of the fact that the remaining memory substance (registers) does not modify. The proposed structure is germane for design-driven tests and for BIST. The paper gives sensible data but isn't compelled to a cemented

course of action. It as well looks at distinctive tradeoffs of particular options. The rationale test may be a wide field and different clients have unmistakable slants. A reference case based on 992 registers is utilized and need to coordinate through the paper.^[24] They in addition propose allocated to organize subjective get to check-in, energetic unpredictable check-in and energize minimize test application time. Based on the show a surrender response compaction plot comes approximately in lower hardware overhead, while at the same time apportions with the issue of cloud values in update the enrol with a snare structure to test for path-delay issues. In any case, another to the coordinating and locale overhead compared to standard check approaches, the updated scrutinized and compose component with tristate drivers, cell inward tristate method of reasoning and sense speaker per column is especially timing tricky.^[25-29]

This huge utilization of the tristate method of reasoning related to internal select cell-nets and sense speakers make timing essential hail inclines and are not straightforward to facilitated in today's inert timing examination streams for multimillion entryway plans.^[30-34] Progress on, launch-on-shift (LOS) based at-speed testing isn't conceivable for this accumulate of RAS utilization. Built-in-self-test (BIST) may well be a course of action to diminish test information volume and can empower on diminishing within the test get to pins for the CUT significantly.^[35] The embedded method of reasoning test technique might be a well built up methodology. BIST based on a RAS is assessed by an unused test utilization must hence be useable in a BIST environment.^[36-39]

This gets to be a major advantage in the midst of utilitarian examining of a chip embedded in a system or board, which is in fact more challenging. About all cases do not allow to rerun scenarios cycle-exact. In addition, the disillusionment may conceivably show up as it were after an terribly long run-time. On the off chance that the S-FF based chip falls level on a board or interior a system and must be repaired, enroll values can be moved out (snap-shot) but scarcely collected to a continues waveform. The SCAhS has the same snap-shot capability but additionally grants diligent at-speed readout of one specific enlist line.^[5] This incorporate is presently and after that embedded inside the value (processor exploring) but is show as of presently executed inside the SCAhS and works for any set of SW registers.^[40-44]

The diligent data stream can at that point be utilized by on-/off-chip trigger units or put absent in waveform records. The unique scrutinized incorporate of the SCAhS can be gotten to be a parcel of the chip's convenience. The SCAhS organizes the registers like a memory which can be inspected by a processor for event. Additionally, sort in cycles can be tired case the remaining registers of a page recognize a hold cycle by selecting page-select.

SINGLE CYCLE ACCESS STRUCTURE WITH HOLD MODE (SCAHS)

The key component of the single-cycle get to structure with hold mode (SCAhS) is the hail cycle get to enroll (Flip-Flop, FF) withhold mode (SCAh-FF). It is based on a standard channel enlist (S-FF) and businesses two more 2-to-1 multiplexers. The advanced SCAh-FF can be seen in Fig. 1.

SCAH-FF Connectivity

Fig. 2 shows up the SCAh-FF and its arrange. The two major contrasts are, that the scan-in {si} is by and by related to a committed scan-out {so} of the going some time recently enrolling inside the channel chain and the enroll {se[1]} inputs on the same channel significance are related to the same line-select {ls} hail, which is driven by a "1 out of N " decoder. SCAh-FF related with the same line-select hail is considered to be on one line. In case {incorporate} is 0, no line is chosen. {se[0]} of each SCAh-FF is related with the around the world check engage hail {gse} (comparable to the around the world check engage hail of shift-scan structures). The surrender of the address decoder is related with the {se[1]} adhere of the registers on one particular line. Instead of moving the data through the channel chain, all registers on the same channel significance, engaged by the same line-select hail can be scrutinized or composed with a single cycle get to.



Fig. 1: SCAh-FF based on an S-FF

Table 1	:	Truth	table	of	SCAh-FF
---------	---	-------	-------	----	---------

Se [0:1]	do @ clk	SO	Mode
11	Si	do	Sync. Write/read
10	Do, unchanged	si	hold
01	di	do	Async, read
00	di	si	Functional

SIMULATION IMPLEMENTATION

The front-end of the proposed designs are developed using Vivado tool. The synthesis and layout of the corresponding modules are realized using Cadence genus and innovus tools, respectively.

The functional verification has done successfully and the simulated timing waveform of the design is given in Fig. 3.

Overall functionality is given in Fig. 4 for the proposed model shown in Fig. 2.

The RTL schematic of 1 out n decoder is mentioned in the Fig. 5.

The 1 out of n decoder is the combination of other combinational blocks responsible for fulfilling the required overall characteristics of the decoder block.

The flip flop based RTL representation of the scan based test chain module is presented in Fig. 6.

The Fig. 7 is the obtained RTL schematic diagram of the And30 module.

The layout of the And30 and And31 modules are given in Fig. 9 and Fig. 10, respectively.

Optimized layout of the proposed single cycle access structure given in Fig. 2 is presented in Fig. 11.

Power Report

The internal modules typical parameters, involved in the realization of overall structure is given in Table II.



Fig. 2: SCAhS connectivity



Fig. 3: SCAHS connectivity simulation result

The individual and combined modules for scantest is given in Fig. 8.

Layouts of Individual Blocks

The internal modules of the proposed design are elaborated with their layouts. All the layouts are modeled in Cadence Innovus tool.



Fig. 4: Top module simulation result



Fig. 5: 1 out n Decoder



Fig. 6: VSCAhFF



Fig. 7: And30



Fig. 8: (a) VSCAHpage (b) VScan_Chain (c) VScanChain_Group



Fig. 9: And30



Fig. 10: And31



Fig. 11: Physical design of the proposed module

 Table 2: Power Dissipation of various blocks

Module	Leakage (nW)	Dynamic (nW)	Total (nW)
2x1Mux	1.314	667.797	669.112
DFF	2.335	2100.163	2102.498
and30	16.718	11223.156	11239.874
and31	17.257	11829.560	11846.816
V1outNDecoder	90	70956.675	71037.563

The leakage power of all the modules have maintained at minimum level and the range varied from 1nW to 90nW for 2x1 Mux to 1 out N decoder. The dynamic power dissipation has maintained the same optimized level of 0.6 μ W for 2x1 Mux and 70.9 μ W for 1 out of N decoder. The combination of leakage and dynamic power consumption has maintained with proportionate level for all the modules.

CONCLUSION

A single cycle gets to structure is inspected. Distinctive executions with and without hold mode, as well as gated and fragmentary utilization procedures, are shown. The perspectives plausibility, beat control utilization, trading activity in the midst of test, locale, test cycles, at-speed testing and exploring highlights are compared. A coordinate is given on how to select the driving execution. The finest course of action (gSCAS) is compared to RAS utilization and is transcendent in all known RAS courses of action. Within the occasion that BIST is best due to obliged chip IOs or midway check execution, an address controlled BIST is talked around. The ATPG calculations can be updated with the same methodologies SS executions are optimized. Future work is related to calculations for decreasing the test cycles per net itself, select reordering, and plan optimization for development diminish and de-compression techniques for BIST utilizing the gSCAS.

REFERENCES

- J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Embedded deterministic test," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 5, pp. 776-792, May 2004.
- [2] Nalajala Lakshman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Angothu Srikanth, Pijush Dutta, Swarajya Lakshmi V Papineni, Nupur Biswas, K.V.S.N.Sai Krishna Mohan, "A Novel Method of Effective Sentiment Analysis System by Improved Relevance Vector Machine," Australian Patent AU 2020104414. 31 Dec. 2020
- [3] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [4] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.
- [5] Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615.

- [6] Chandra Shaker Pittala, M. Lavanya, M. Saritha, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
- [7] B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. https://doi. org/10.1007/s12652-021-03017-y
- [8] Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, "Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ ICISS49785.2020.9316061.
- [9] R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
- [10] Rajeev Ratna Vallabhuni, J. Sravana, M. Saikumar, M. Sai Sriharsha, and D. Roja Rani, "An advanced computing architecture for binary to thermometer decoder using 18nm FinFET," 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 20-22 August, 2020, pp. 510-515.
- [11] Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurbabu, and Gowthamireddy A, "Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications," Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
- [12] Rajeev Ratna Vallabhuni, D.V.L. Sravya, M. Sree Shalini, and G. Uma Maheshwararao, "Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters," 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 23-24 july, 2020, pp. 318-323.
- [13] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICIC-NIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: https://ssrn.com/abstract=3769235 or http://dx.doi.org/10.2139/ssrn.3769235
- [14] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [15] Saritha, M., Kancharapu Chaitanya, Vallabhuni Vijay, Adam Aishwarya, Hasmitha Yadav, and G. Durga Prasad, "Adaptive And Recursive Vedic Karatsuba Multiplier Using Non

Linear Carry Select Adder," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 22-29.

- [16] Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateshwarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
- [17] Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
- [18] Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
- [19] Vijay, Vallabhuni, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli, and Varun R. Thoranala, "Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 20-26.
- [20] Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
- [21] M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. https://doi.org/10.1007/s13198-022-01747-6
- [22] Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. https://doi.org/10.1007/s12633-022-02016-8.
- [23] P. Ashok Babu, V. Siva Nagaraju, Ramya Mariserla, and Rajeev Ratna Vallabhuni, "Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications," Journal of Physics: Conference Series, vol. 1714, no. 1, p. 012028. IOP Publishing. doi:10.1088/1742-6596/1714/1/012028
- [24] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [25] V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.

- [26] V. Siva Nagaraju, P. Ashok babu, B. Sadgurbabu, and Rajeev Ratna Vallabhuni, "Design and Implementation of Low power FinFET based Compressor," 2021 3rd International Conference on Signal Processing and Communication (ICP-SC), Coimbatore, India, 13-14 May 2021, pp. 532-536.
- [27] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "Speech Emotion Recognition System With Librosa," 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, 18-19 June 2021, pp. 421-424.
- [28] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "8-Bit Carry Look Ahead Adder Using MGDI Technique," IoT and Analytics for Sensor Networks, Springer, Singapore, 2022, pp. 243-253.
- [29] Dr. S. Selvakanmani, Mr. Rajeev Ratna Vallabhuni, Ms. B. Usha Rani, Ms. A. Praneetha, Dr. Urlam Devee Prasan, Dr. Gali Nageswara Rao, Ms. Keerthika. K, Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabakaran.D, "A Novel Global Secure Management System with Smart Card for IoT and Cloud Computing," The Patent Office Journal No. 06/2021, India. International classification: H04L29/08. Application No. 202141000635 A.
- [30] Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer," In International Conference on Emerging Applications of Information Technology, pp. 597-605. Springer, Singapore, 2021.
- [31] Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
- [32] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijcaay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
- [33] P. Chandra Shaker, V. Parameswaran, M. Srikanth, V. Vijay, V. Siva Nagaraju, S.C. Venkateswarlu, Sadulla Shaik, and Vallabhuni Rajeev Ratna, "Realization and Comparative analysis of Thermometer code based 4-Bit Encoder using 18nm FinFET Technology for Analog to Digital Converters," In: Reddy V.S., Prasad V.K., Wang J., Reddy K.T.V. (eds) Soft Computing and Signal Processing. Advances in Intelligent Systems and Computing, vol 1325. Springer, Singapore. https://doi.org/10.1007/978-981-33-6912-2_50
- [34] Rajeev Ratna Vallabhuni, G. Yamini, T. Vinitha, and S. Sanath Reddy, "Performance analysis: D-Latch modules designed using 18nm FinFET Technology," 2020 International Conference on Smart Electronics and Communication (ICOSEC), Tholurpatti, India, 10-12, September 2020, pp. 1171-1176.

- [35] Rani, B.M.S, Divyasree Mikkili, Rajeev Ratna Vallabhuni, Chandra Shaker Pittala, Vijay Vallabhuni, Suneetha Bobbillapati, and Bhavani Naga Prasanna, H., "Retinal Vascular Disease Detection from Retinal Fundus Images Using Machine Learning," Australian Patent AU 2020101450. 12 Aug. 2020.
- [36] S. China Venkateswarlu, N. Uday Kumar, D. Veeraswamy, and Vallabhuni Vijay, "Speech Intelligibility Quality in Telugu Speech Patterns Using a Wavelet-Based Hybrid Threshold Transform Method," International Conference on Intelligent Systems & Sustainable Computing (ICISSC 2021), Hyderabad, India, September 24-25, 2021.
- [37] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCE-TEA-2011), India, June 18, 2011, pp. 224-227.
- [38] S. China Venkateswarlu, Ch. Sashi Kiran, R.V. Santhosh Nayan, Vijay Vallabhuni, P. Ashok Babu, V. Siva Nagaraju, "Artificial Intelligence Based Smart Home Automation System Using Internet of Things," The Patent Office Journal No. 09/2021, India. Application No. 202041057023 A.
- [39] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [40] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- [41] Katikala Hima Bindu, Sadulla Shaik, V. Vijay, "FINFET Technology in Biomedical-Cochlear Implant Application," International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
- [42] V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18µm Technology," International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [43] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [44] Vallabhuni Vijay, and Avireni Srinivasulu, "A Novel Square Wave Generator Using Second Generation Differential Current Conveyor," Arabian Journal for Science and Engineering, vol. 42, iss. 12, 2017, pp. 4983-4990.