

FPGA Application: Realization of IIR filter based Architecture

El Manaa Barhoumi¹, Y. Charabi², S. Farhani³

College of Applied Science, University of Technology and Applied Sciences, Ibri, Sultanate of Oman

KEYWORDS:

Algorithm;
IIR;
FIR;
filter;
FPGA.

ARTICLE HISTORY:

Received 11.07.2022
Accepted 14.08.2022
Published 27.09.2022

DOI:

<https://doi.org/10.31838/jvcs/05.02.05>

ABSTRACT

This document investigation is performed on improved implementation of an Infinite Impulse Response (IIR) filter which can utilized practically. There are many other proposed models for IIR filters that yield promising and efficient results. The suggested IIR filter model known as a parallel-pipeline based on FIR filter. FIR filters on the other hand provide linear phase response, high stability, and limited precision errors. So, FIR based IIR filter offers better efficiency than its previous models. Moreover, there are other techniques such as the Two-Level Pipeline based IIR filter model and look-ahead-based model are mentioned and discussed. And the synthesis and results are obtained on a Xilinx Virtex-5 field-programmable Gate Array Board. After analyzing all design models mentioned, A new model for the implementation IIR filter is discussed which increases the efficiency of the filter.

Author's e-mail: el.manaa.bar@gmail.com, charbi.y@gmail.com, farhani.s@gmail.com

How to cite this article: Barhoumi EM, Charabi Y, Farhani S. FPGA Application: Realization of IIR filter based Architecture. Journal of Complementary Research, Vol. 5, No. 2, 2023 (pp. 29-35).

INTRODUCTION

Infinite impulse response (IIR) filters are everywhere utilized in digital signal processing systems for certain reasons. Analogue filters are comparable to IIR filters in certain aspects. IIR filters have complexity in computation similar times to FIR filters.^[1-15] ASICs and signal processors architecture are tuned for filtering algorithms and put into effect for implementation of IIR filters. Applications of FPGAs are represented by IIR filters in the digital signal processing. Several advantages such as such as complete implementation in FPGA structure towards algorithm for filtering, higher output, effectiveness of hardware usage, precision by FPGA implementation of IIR filters. IIR filter solution for high-speed communication, image computing, and other special applications is FPGA. Properties of modern FPGAs for structure formation are mapping, optimization and depiction of data flow graphs.^[16] In DSP, FIR filters have more importance. For construction of highly stable performance filters, unconditional stability and linear phase are useful characteristics. Sampling rate should be minimum two times the highest signal bandwidth according to Nyquist sampling rate.

Speed is increasing more than 1GHz as, receiver high speed satellite broadband and increase in data transmission rate in communication system of high speed wideband. FIR filter implementation standards are raised. For many high-performance applications FPGA's internal logic has become first option because of flexibility in structure and reconfigurability and in addition to that development in technology and science also helping this out.^[17-20] 740MHz is the max speed limit of computation of Xilinx Virtex-7. Filter's implementation structure is improved to attain more than 1GHz sample rate by usage of serial methods. For implementation in FPGAs requirement in speed can be reduced by usage of parallel processing. Discussion of structure of parallel filters is more in recent times. FIR filter fixed coefficient optimization technique is discussed. To improve speed of operation of filter, complexity of computation of FIR filter is reduced and decomposition of filter coefficient to a power of 2 carried out in this method. Convolution of linearity in matrix form utilized is used in Number of multiplications performed, cost of hardware can be reduced by placing delay elements regularly and usage of algorithm of fast linear convolution. For reduction of filter resources based sub-filters of two-stage method

is proposed. This requires adders and delay elements in large numbers.^[21-29]

PROPOSED MODELS

Look Ahead Pipelining IIR filter Implementation

Implementation of the Digital Infinite Impulse Response Filter using look-Ahead technology is highly utilized in high-speed systems [19]. The thought of Look-Ahead technology is for to sum up or delete poles and 0's towards Transfer function so the denominator coefficients belonging to Transfer function become zero. Therefore, it increases the clock speed. Staged loops increase complexity of the system. Fig.1 shows filter implementation [30]-[35].

Taking into account, the Transfer Function of the first Order digital IIR filter as:

$$H(Z) = \frac{1}{Z} * \frac{Z}{(1-a)} \tag{1}$$

$|a| \leq 1$, for condition to be stable. It has place 1 pole at $z=a$. Then, differential equation is as follows

$$y(n+1+0) = x(n) + a y(n) \tag{2}$$

Then,

$$\begin{aligned} y(n+2+0) &= a y(n+0+1) + x(n+1+0) \\ &= a^2 y(n) + a y(n) + x(n+0+1) \end{aligned} \tag{3}$$

Two-Level Parallel Pipeline IIR Filter

Limitation of pipeline process is communication and sample speed cannot be increased at terminal point. If these limitations are overcoming pipelining process could be utilized to improve critical path computation. Sample speed can be increased by mixing pipelining and parallel processing. The sample speed is increased a lot as lot of outputs are obtained at one clock speed in parallel processing technique. If one method used is pipelined technique for a calculation then other used technique is parallel to obtain calculation. For various methods computation these two methods are present. One set at a time is calculated in pipelining method in between the line's mode in Resemblance hardware process calculation s is done in parallel processing. As a result, by cross product of L and M high sample rate is obtained for Parallel pipeline IIR filter, where L is processing levels of block and M is stages of pipelining. Representation of Ten sample speed is




Fig. 1: Look ahead pipelining IIR-filter.

$$T_{sample} = T_{clk} / M \tag{4}$$

2-parallel (L=2) and 2-pipeline (M=2) (L=2) levels are realized by review of the design. The required operation is one loop update as filter order given is one. Delay element is represented as block level and sample period of two times is the clock period of this block level in parallel processing. As a result, output $y(n)$ and input $x(n)$ sequence should be improved as $y(n+2)$ is changed. Odd and even sequences are a result of dividing Eq. (4). Let, odd sequence is $n=2k-1$ and even sequence is $n=2k$.

Depiction of even equation is

$$\begin{aligned} y(n+0+2) &= y(2k+0+2) = \\ &= a(2k) + x(2k+1) + a(6) \cdot 2y(2k) \end{aligned} \tag{5}$$

Depiction of odd equation is

$$\begin{aligned} y(n+0+2) &= y(2k+0+1) = \\ &= a(2k-1) + x(2k) + a(7) \cdot 2y(2k-1) \end{aligned} \tag{6}$$

Execution of parallel pipeline IIR filter is based on equations (6) and (7). In Fig. 2 Two-level parallel-pipeline IIR planning is depicted using the above equations. $3/4$ is the coefficient 2 non recursive parts, $9/16$ coefficient is for 2-recursive parts with two-unit delays, $3/4$ coefficient for two non-recursive parts.

$Z=a$ is location of pole in the original system while, $z=a^2$ is the location of pole in parallel. As $|a^2| \leq |a|$ (since $|a| \leq 1$), it is closer to origin. To the round of noise strength of the architecture evolved at this movement of pole.

Proposed FIR based IIR Filter

Because of innate properties within the IIR filter architecture, the systems face limitations. By the usage




Fig. 2: Parallel-pipelined two-level implementation of IIR filter.




Fig. 3: Block Diagram.

of parallel-pipeline FIR Filters including scaling factor, high output IIR filter can be obtained. By combining 8 tap parallel pipeline FIR filters can be converted to high speed IIR Filter structure. Performance can be improved by this process. Fig.3 shows the depicted method [36]-[43].

Two addition and one multiplication operations are used to calculate least time needed for critical delay. The time utilized for multiplication and addition operations, respectively is TM and TA then (T -sample) is

$$y(n) = a(n+0) + b(n-1+0) + c(0+n-2) \tag{7}$$

$$T_{sample} \geq TM + 2TA \tag{8}$$

or sample frequency is

$$f_{sample} \leq 1/ TM + 2TA \tag{9}$$

To all multipliers the data are transmitted in above mentioned formation. By this critical path can be reduced




Fig. 4: Diagrammatic depiction of FIR filter of 3 tap.




Fig. 5: FIR filter (3 tap) structure of data broadcast

a lot. $TM + TA$ is the formula to calculate critical delay of path. Sample frequency is increased by this method. Fig. 5 depicts the mentioned filter. Fig. 6 shows the combination of data-transmit, fine-grain and parallel pipeline processing. To decrease the critical path, parallel inputs of 3(quantity) are there in FIR filter and usage of 2-pipeline delay for reduction of critical path. For further reduction in critical path fine grain pipelining in parallel filter is used. To attain the high clock speed, the multiplier unit is separated into two small units ($m1, m2$) and also a latch is fixed in between the two units in fine grain process. This results in sample period reduction by.^[22]

$$T_{sample} = 1/6(TM + TA) \tag{10}$$

For lower power consumption parallel processing and pipelining techniques are used. In one clock cycle




Fig. 6: Proposed FIR based IIR filter.

Table 1: Analysis by proposed models

Parameters of synthesis	Look ahead IIR-filter	Parallel IIR-filter	Proposed FIR basis IIR-filter
Quantity of Slice-Registers	180	192	172
LUT quantity	145	135	120
IOBs quantity	31	45	35
BRAMS	8	10	8
DSP8Es	18	20	16
Power (W)	0.150	0.180	0.120
Speed (MHz)	172.280	245.306	285.105

capacitance is discharged or charged results in reduction by usage of pipeline technique whereas Clock cycle is increased for discharging or charging capacitance in parallel technique. Power consumption decreased because of clock lines as compare High speed clock is used in pipeline system for the sample speed.

SIMULATION RESULTS AND EXPERIMENTAL FINDINGS

As it is mentioned earlier, there are multiple ways in the implementation of digital Infinite Impulse Response filter but the purpose of the implementation is to provide much more efficient filter.^[6] The implementation is based on FPGA design technology, analysis of proposed models is shown in tabular column.

Implementation and Design

For a limited period of time, impulse response $h(t)$ does not equal to zero after a specific point. This is differentiated as IIR is considered a property of digital filters to many Linear Time-Invariant systems. As an example, if there is composition of inductors, capacitors, resistors in an electronic filter of analogous nature then it can be considered as an IIR filter. Filters which are digital having tapped delay lines with no feedback can be called FIR filters.

Transfer Function Derivation

$$y(n) = \frac{1}{a_n} \left(b_0x(n) + b_1x(n-1) + \dots + b_px(n-p) - a_1y(n-1) - a_2y(n-2) - \dots - a_qy(n-q) \right) \quad (11)$$

The resulted transfer function is defined as:

$$H(Z) = \frac{Y(z)}{X(z)} = \frac{\sum_{i=0}^p b_i z^{-i}}{1 + \sum_{j=0}^q a_j z^{-j}} \quad (12)$$

Stability

Transfer function can be used to check if the system is BIBO stable or not. Unit circle should be included in ROC to acquire BIBO stability.

Example: All poles have to be smaller than unity in a casual system.

$$H(Z) = \frac{\sum_{i=0}^p b_i z^{-i}}{1 + \sum_{j=0}^q a_j z^{-j}} \quad (12)$$

RESULTS

After implementing the circuit shown in fig.7,with input x and variable clock and reset pins. We can observe output at y shown in Fig. 8 and Fig. 9

Fig. 1.

CONCLUSION




Fig. 7: Block Diagram of IIR filter




Fig. 8: Circuit diagram of IIR filter




Fig. 9: Output with clk=0 and reset=1.




Fig. 10: Output with clk=1 and reset=1.

This paper investigates the improved implementation of an IIR filter which can be utilized for practical usage. There are many other proposed models for IIR filters that yield promising and efficient results. The parallel-pipeline suggested finite impulse (FIR) filter is also known as IIR filter design. FIR filters on the other hand provide linear phase response, high stability, and limited precision errors. So, FIR based IIR filter offers better efficiency than its previous models. Two-level pipeline-based IIR filter model and look-ahead-based model are mentioned and discussed are two other techniques.

This paper investigates the improved implementation of an IIR filter which can be utilized for practical usage. There are many other proposed models for IIR filters that yield promising and efficient results. The parallel-pipeline suggested finite impulse (FIR) filter is also known as IIR filter design. FIR filters on the other hand provide linear phase response, high stability, and limited precision errors. So, FIR based IIR filter offers better efficiency than its previous models. Two-level pipeline-based IIR filter model

and look-ahead-based model are mentioned and discussed are two other techniques.

Xilinx Virtex-5 field-Programmable Gate Array Board is used for synthesis and results. After analyzing all the design models mentioned, A new model for the implementation IIR filter is discussed which increases the efficiency of the filter.

REFERENCES

- [1] Dr. S. Selvaknmani, Mr. Rajeev Ratna Vallabhuni, Ms. B. Usha Rani, Ms. A. Praneetha, Dr. Urlam Deveen Prasan, Dr. Gali Nageswara Rao, Ms. Keerthika. K, Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabhakaran.D, "A Novel Global Secure Management System with Smart Card for IoT and Cloud Computing," The Patent Office Journal No. 06/2021, India. International classification: H04L29/08. Application No. 202141000635 A.
- [2] Nalajala Lakshman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Angothu Srikanth, Pijush Dutta, Swarajya Lakshmi V Papineni, Nupur Biswas, K.V.S.N.Sai Krishna Mohan, "A Novel Method of Effective Sentiment Analysis System by Improved Relevance Vector Machine," Australian Patent AU 2020104414. 31 Dec. 2020
- [3] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [4] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.
- [5] Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615.
- [6] Chandra Shaker Pittala, M. Lavanya, M. Saritha, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
- [7] P. Ashok Babu, V. Siva Nagaraju, Ramya Mariserla, and Rajeev Ratna Vallabhuni, "Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications," Journal of Physics: Conference Series, vol. 1714, no. 1, p. 012028. IOP Publishing. doi:10.1088/1742-6596/1714/1/012028
- [8] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [9] Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, "Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ICISS49785.2020.9316061.
- [10] R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
- [11] Rajeev Ratna Vallabhuni, J. Sravana, M. Saikumar, M. Sai Sriharsha, and D. Roja Rani, "An advanced computing architecture for binary to thermometer decoder using 18nm FinFET," 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 20-22 August, 2020, pp. 510-515.
- [12] Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurbabu, and Gowthamireddy A, "Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications," Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
- [13] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijcaay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
- [14] P. Chandra Shaker, V. Parameswaran, M. Srikanth, V. Vijay, V. Siva Nagaraju, S.C. Venkateswarlu, Sadulla Shaik, and Vallabhuni Rajeev Ratna, "Realization and Comparative analysis of Thermometer code based 4-Bit Encoder using 18nm FinFET Technology for Analog to Digital Converters," In: Reddy V.S., Prasad V.K., Wang J., Reddy K.T.V. (eds) Soft Computing and Signal Processing. Advances in Intelligent Systems and Computing, vol 1325. Springer, Singapore. https://doi.org/10.1007/978-981-33-6912-2_50
- [15] Rajeev Ratna Vallabhuni, G. Yamini, T. Vinitha, and S. Sanath Reddy, "Performance analysis: D-Latch modules designed using 18nm FinFET Technology," 2020 International Conference on Smart Electronics and Communication (ICOSEC), Tholurpatti, India, 10-12, September 2020, pp. 1171-1176.
- [16] Rani, B.M.S, Divyasree Mikkili, Rajeev Ratna Vallabhuni, Chandra Shaker Pittala, Vijay Vallabhuni, Suneetha Bobbillapati, and Bhavani Naga Prasanna, H., "Retinal Vascular Disease Detection from Retinal Fundus Images Using Machine Learning," Australian Patent AU 2020101450. 12 Aug. 2020.
- [17] Rajeev Ratna Vallabhuni, D.V.L. Sravya, M. Sree Shalini, and G. Uma Maheshwararao, "Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters," 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 23-24 July, 2020, pp. 318-323.

- [18] Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer," In International Conference on Emerging Applications of Information Technology, pp. 597-605. Springer, Singapore, 2021.
- [19] V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.
- [20] V. Siva Nagaraju, P. Ashok babu, B. Sadgurbabu, and Rajeev Ratna Vallabhuni, "Design and Implementation of Low power FinFET based Compressor," 2021 3rd International Conference on Signal Processing and Communication (ICP-SC), Coimbatore, India, 13-14 May 2021, pp. 532-536.
- [21] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "Speech Emotion Recognition System With Librosa," 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, 18-19 June 2021, pp. 421-424.
- [22] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "8-Bit Carry Look Ahead Adder Using MGDI Technique," IoT and Analytics for Sensor Networks, Springer, Singapore, 2022, pp. 243-253.
- [23] B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTM-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
- [24] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICIC-NIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: <https://ssrn.com/abstract=3769235> or <http://dx.doi.org/10.2139/ssrn.3769235>
- [25] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [26] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [27] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- [28] Katikala Hima Bindu, Sadulla Shaik, V. Vijay, "FINFET Technology in Biomedical-Cochlear Implant Application," International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
- [29] V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18 μ m Technology," International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [30] Saritha, M., Kancharapu Chaitanya, Vallabhuni Vijay, Adam Aishwarya, Hasmitha Yadav, and G. Durga Prasad, "Adaptive And Recursive Vedic Karatsuba Multiplier Using Non Linear Carry Select Adder," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 22-29.
- [31] Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateswarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
- [32] Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
- [33] Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
- [34] Vijay, Vallabhuni, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli, and Varun R. Thoranala, "Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 20-26.
- [35] Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
- [36] M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. <https://doi.org/10.1007/s13198-022-01747-6>
- [37] Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. <https://doi.org/10.1007/s12633-022-02016-8>.
- [38] Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
- [39] S. China Venkateswarlu, N. Uday Kumar, D. Veeraswamy, and Vallabhuni Vijay, "Speech Intelligibility Quality in Telugu Speech Patterns Using a Wavelet-Based Hybrid Threshold Transform Method," International Conference

- on Intelligent Systems & Sustainable Computing (ICISSC 2021), Hyderabad, India, September 24-25, 2021.
- [40] Ch. Srivalli, S. Niranjana reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCE-TEA-2011), India, June 18, 2011, pp. 224-227.
- [41] S. China Venkateswarlu, Ch. Sashi Kiran, R.V. Santhosh Nayan, Vijay Vallabhuni, P. Ashok Babu, V. Siva Nagaraju, "Artificial Intelligence Based Smart Home Automation System Using Internet of Things," The Patent Office Journal No. 09/2021, India. Application No. 202041057023 A.
- [42] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [43] Vallabhuni Vijay, and Avireni Srinivasulu, "A Novel Square Wave Generator Using Second Generation Differential Current Conveyor," Arabian Journal for Science and Engineering, vol. 42, iss. 12, 2017, pp. 4983-4990.