

XOR Module based Adder Applications Design using QCA

Lau W. Cheng¹, Beh L. Wei²

^{1,2}Faculty of Information Science and Technology University, Kebangsaan, Malaysia

KEYWORDS:

Cell-interaction, Nanotechnology, Power dissipation, Quantum-dot cellular automata, XOR gate.

ARTICLE HISTORY:

Received 22.07.2022
Accepted 14.08.2022
Published 27.09.2022

DOI:

<https://doi.org/10.31838/jvcs/05.02.06>

ABSTRACT

Quantum-dot Cellular Automata (QCA) is a piece of optimistic machinery that provides an advanced design for resolving all arithmetic schemes at appreciable nanotechnology. In this paper, based on cell interaction, a novel based three-input XOR gate is designed. For general-purpose task by fixing one of its inputs to two-input XOR gates to achieve. With the help of a 3-input XOR gate, a compact full adder is designed. Besides, we concentrated on creating a Novel for an 8-bit controllable inverter using QCA. All functionalism and performance of the methods can be visualized using the QCA Designer tool. In addition to this, diversified power dissipation characteristics are observed from the QCA Designer tool simulator.

Author’s e-mail: Lau.wai@ftsm.ukm.my, beh.lee@ftsm.ukm.my

How to cite this article: Cheng LW, Wei BL. XOR Module based Adder Applications Design using QCA. Journal of Complementary Research, Vol. 5, No. 2, 2023 (pp. 36-42).

INTRODUCTION

CMOS applications are being developed with the promising alternative of QCA technology. This QCA is the CMOS technologies at the nanoscale for designing digital circuits. QCA has more benefits than CMOS, and it is executed with the semiconductor of the QCA.^[1-13] QCA represents the polarization of electrons and has better advantages over CMOS technologies. We are implementing our Novel controller in the Quantum-dot Cellular Automata (QCA) for high performance nanotechnology. Design and implementation are done in the QCA designer tool. QCA is more attractive for its size, speed, feature, highly scalable, low power consumption than CMOS technology. It represents a binary state of ‘0’ and ‘1’, which generate inputs and output the QCA cell. In this study, we resolve the components and logic gates recycled for QCA circuits. The executed 2-input “XOR” circuit took up a small field with a lower complexity of 10 cells. All the designs are implemented in the QCA tool.^[14-27]

$$P = \frac{(\rho_1 + \rho_3) - (\rho_2 + \rho_4)}{(\rho_1 + \rho_2 + \rho_3 + \rho_4)} \quad (1)$$

Where *P* is Polarization and *P_i* means electron charge.

QCA is a nuclear, square structure that includes 4 quantum dots & 2 surplus electrons assembled from semi-conductive substance.^[8] In the cell, two stable states

are formed, as shown in Fig. 1(a). The two stable states are polarization (-1) means logic 0, polarization (+1) means logic 1. For calculating the polarization, we use the formula

The transmission of information in QCA is done with the help of neighboring cell interaction which is called as QCA wire. These Cells are rotated (45°) degrees, as depicted in Figs. 1(a), (b). Execution of upturned chain and wire-crossing basis in QCA [9]-[11], Fig. 1(c) and Fig. 1(d). QCA clock signals are consummate by synchronization and timing. The channel of sequential and combinational circuits requires adiabatic four-phase clocking signals. The Clock signals control the entire QCA wires and provide




Fig. 1: QCA key cells: (a) Formal (b) twisted (c) majority gate, (d) powerful inverter, (e) clocking of QCA

power to the channel layout.^[12-14] We Can do wire crossing by using two quantum dot directions, and they allow wire perpendicular to other types of wire. These two types of cells have them function on propagates polarization without change, other reverse polarization from an adjacent cell to next. However, the length between item is uniform. The crossbar technique is a new implementation of QCA, which gives a unique perspective on QCA clocking.^[28-31]

EXISTING MODEL ANALYSES

We have an existing XOR gate, a full adder, a controllable inverter, and ripple-carry adders using CMOS technology. We can design CMOS structures, but we have certain complexities that face while implementing item: XOR gates provides slow switching speed. We can structure full adder in different forms and would to various disadvantages while designing the circuits.^[32-43]

Full adder has disadvantages include large power consumption, a large chip area and high input data, i.e. large transistor count. Ripple carry adder disadvantages include wiring complexity, high delay and into suitable for low power applications. The most significant drawbacks of these ripple-carry adders are increasing delay time linearly with the bit length. The controllable inverter has the speed limitations of CMOS technology.^[44]

THE PROPOSED STRUCTURES

Designed XOR gate

XOR gate can be abbreviated as the exclusive-OR gate. XOR gate is a digital logic gate that functions depends on

inputs provided to it. It gives output as ‘1’ when inputs given are odd. The circuit design and output expressions of the 2-input XOR gates and 3-input XOR gates are described as follows:

$$A \oplus B = AB' + A'B \tag{2}$$

$$A \oplus B \oplus X = ABC + A'B'C + A'BC' + AB'C' \tag{3}$$

Designed Full Ladder

A full adder performs addition and is realized with illogic gates. A full adder has three one-bit binary numbers, two operands and a carry bit. Using full adder circuits, we get total swing output; the power consumption is less. Mainly these are robustness to supply voltage scaling and also have high speed.

$$C_{out} = Maj(A, B, C_{in}) \tag{4}$$

$$Sum = Maj(Maj(A, B, C_{in}), Maj(A, B, C_{in}), Maj(A, B, C_{in})) \tag{5}$$

Designed ripple carry adder

Ripple carry act as an inefficient mechanism for large numbers; it is easy to carry out with small several bus and design. The diagram of the Ripple carry adder is straight forward also have fewer connections. The sequential circuit is designed in items of area, delay, power and testability.

For standard transmission, the circuit consists of 1093 cells. As the multiplication delay of the design develops, the field turns more prominent. The field covered through the executed RCA is 1.8µm².




Fig. 2: Inverter using CMOS technology




Fig. 3: XOR gate layouts: (a) 2-input XOR, (b) 3-input XOR




Fig. 4: Expected full adder: (a) simple layout, (b) extensible layout

Table 1: Truth table of the XOR gate

A	B	XOR (A, B)
1	1	0
1	0	1
0	1	1
0	0	0

Designed Eight-bit controllible inverter

The controllible inverter is also called a controlled buffer and NOT gate. It is used in-between bus and output, so line control checks the result is fed to the bus or input. We can implement the controllible inverter by using universal gates. The inverter is designed neither using an X-NOR gate when either its one input is low. Finally, these three gates are used as an inverter. The controllible inverter is also called both a controlled buffer and a NOT gate.

SIMULATION RESULTS

Output Waveforms of XOR Gates

The output of XOR gate 2-input results the first 2 waveforms represent the input sources as I_1 and I_0 and third waveform represent the output of XOR-2 gate and remaining waveforms represents the different clock signals as shown in Fig. 9. Similarly in the output of XOR gate 3-input results the first 3 waveforms represent the input sources as I_1, I_2




Fig. 5: Schematic layout of Eight-bit Ripple carry adder layout




Fig. 6: Eight-bit Ripple carry adder (RCA) design




Fig. 7: Schematic drawing of an Eight-bit controllible inverter

and I_0 and third waveform represent the output of XOR-3 gate as shown in Fig. 10.

Output waveforms of Full adder (Fig. 9 & 10)

Output waveforms of ripple carry adder (Fig. 11)

Output waveforms of controllible inverter (Fig. 12)

POWER DISSIPATION ANALYSES

It is observed the reliable performance and other characteristics of the proposed designs using the QCA designer tool version. 2.0.3. A 3-input XOR gate is examined for illustration, as depicted in Fig. 9 proceeds with three




Fig. 8: Designed Eight-bit controllible inverter scheme working on QCA




Fig. 9: Simulation outcomes of the designed XOR 2-input gate



Fig. 10: Simulation outcomes of the designed XOR3-input XOR gate

data inputs A, B, and C to setup output $XOR_3 = ABC + A'B'C + A'BC' + AB'C'$. Power dissipation of XOR layout is measured using QCA layout, input/output vector set, and switching vector set.

The simulation results shown in Fig. 13 for the inverter has in good agreement with the optimized, reliable results of delay reduction and the output is made available almost at 1.74 clock cycles. The same compact layout is being developed with the XOR based cell interaction method. In table 2, multilayer is represented as M and coplanar is represented as C.




Fig. 11: Simulation outcomes of designed full adder.




Fig. 12: Simulation outcomes of the RCA




Fig. 13: 8-bit inverter simulation results.

Table 2: Identification of bi-stable comparison

Specifications	Values
Maximum iteration per sample	110
Cell size	18nm
Radius of effect	65nm
Dot diameter	5nm
Number of samples	50K
Clock ow	3.8e-23J
Relative permittivity	12.9
Clock igh	9.8e-22J
Layer separation	11.5nm

Power dissipation and polarization of the QCA cell operates on quantum mechanism estimated by a Hamiltonian matrix. The Hamiltonian matrix uses Hartree-Fock similarity to determine power study for a collection of similar data of QCA cells as follows:

$$H_i = \begin{bmatrix} -E_{K^2} \sum_i C_i f_i & -\gamma \\ -\gamma & E_{K^2} \sum_i C_i f_i \end{bmatrix} \quad (5)$$

$$= \begin{bmatrix} -E_{K^2} (C_{j-1} + C_{j+1}) & -\gamma \\ -\gamma & E_{K^2} E_{K^2} (C_{j-1} + C_{j+1}) \end{bmatrix}$$




Fig. 14: Displays (a) energy flow,(b) the power dissipation design of the three-input XOR gate

Table 3: Observation outcomes of the 3-input XOR gates

Cell	Count	Total area (μm^2)	Delay
XOR-3 ^[3]	69	0.082	7
XOR-3 ^[4]	97	0.092	4
XOR-3 ^[5]	26	0.19	2
Proposed	17	0.014	1

Table 4. Similar Results of the full adder

Design	Cell	Count	Delay	Cross overtime
[1]	73	0.039	4	M
[2]	52	0.029	4	M
[3]	37	0.019	4	M
[4]	30	0.019	4	M
[5]	60	0.029	4	C
[6]	39	0.029	3	C
Proposed	35	0.02	3	C

CONCLUSION AND FUTURESCOPE

XOR gate with three inputs are considered in this article to develop the cell interaction method. The essential objective in this project is to propose a modern, and high-speed i8-bit controllable inverter and Ripple carry adder (RCA) designs accordingly. The incomplete hierarchical i8-bit controllable inverter included by using all the implemented layouts established in QCA. The optimization of the proposed design made improvisation of cell count

efficiency of 34% which is about 58% in the existing work and the same kind of area reduction has presented of 43% when compared to 51%. Thus, we can implement the proposed structures for practical work. By studying analysis, we have designed a cell interaction biased ion XOR gate to implement the model of Ripple carry adder.

REFERENCES

- [1] Bardhan, R. et al., "An Area-efficient 2-to-4 Decoder Design Based on Quantum Dot Cellular Automata," ICSCCT 2021, pp. 1-5.
- [2] R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
- [3] Rajeev Ratna Vallabhuni, J. Sravana, M. Saikumar, M. Sai Sriharsha, and D. Roja Rani, "An advanced computing architecture for binary to thermometer decoder using 18nm FinFET," 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 20-22 August, 2020, pp. 510-515.
- [4] Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurbabu, and Gowthamireddy A, "Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications," Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
- [5] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
- [6] P. Chandra Shaker, V. Parameswaran, M. Srikanth, V. Vijay, V. Siva Nagaraju, S.C. Venkateswarlu, Sadulla Shaik, and Vallabhuni Rajeev Ratna, "Realization and Comparative analysis of Thermometer code based 4-Bit Encoder using 18nm FinFET Technology for Analog to Digital Converters," In: Reddy V.S., Prasad V.K., Wang J., Reddy K.T.V. (eds) Soft Computing and Signal Processing. Advances in Intelligent Systems and Computing, vol 1325. Springer, Singapore. https://doi.org/10.1007/978-981-33-6912-2_50
- [7] Rajeev Ratna Vallabhuni, G. Yamini, T. Vinitha, and S. Sanath Reddy, "Performance analysis: D-Latch modules designed using 18nm FinFET Technology," 2020 International Conference on Smart Electronics and Communication (ICOSEC), Tholurpatti, India, 10-12, September 2020, pp. 1171-1176.
- [8] Rani, B.M.S, Divyasree Mikkili, Rajeev Ratna Vallabhuni, Chandra Shaker Pittala, Vijay Vallabhuni, Suneetha Bobbillapati, and Bhavani Naga Prasanna, H., "Retinal Vascular Disease Detection from Retinal Fundus Images Using Machine Learning," Australian Patent AU 2020101450. 12 Aug. 2020.
- [9] Rajeev Ratna Vallabhuni, D.V.L. Sravya, M. Sree Shalini, and G. Uma Maheshwararao, "Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters," 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 23-24 July, 2020, pp. 318-323.
- [10] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICIC-NIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: <https://ssrn.com/abstract=3769235> or <http://dx.doi.org/10.2139/ssrn.3769235>
- [11] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [12] Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
- [13] S. China Venkateswarlu, N. Uday Kumar, D. Veeraswamy, and Vallabhuni Vijay, "Speech Intelligibility Quality in Telugu Speech Patterns Using a Wavelet-Based Hybrid Threshold Transform Method," International Conference on Intelligent Systems & Sustainable Computing (ICISSC 2021), Hyderabad, India, September 24-25, 2021.
- [14] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCE-TEA-2011), India, June 18, 2011, pp. 224-227.
- [15] S. China Venkateswarlu, Ch. Sashi Kiran, R.V. Santhosh Nayan, Vijay Vallabhuni, P. Ashok Babu, V. Siva Nagaraju, "Artificial Intelligence Based Smart Home Automation System Using Internet of Things," The Patent Office Journal No. 09/2021, India. Application No. 202041057023 A.
- [16] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [17] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- [18] Katikala Hima Bindu, Sadulla Shaik, V. Vijay, "FINFET Technology in Biomedical-Cochlear Implant Application," International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
- [19] V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18 μ m Technology," International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.

- [20] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [21] Saritha, M., Kancharapu Chaitanya, Vallabhuni Vijay, Adam Aishwarya, Hasmitha Yadav, and G. Durga Prasad, "Adaptive And Recursive Vedic Karatsuba Multiplier Using Non Linear Carry Select Adder," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 22-29.
- [22] Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateswarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
- [23] Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
- [24] Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
- [25] Vijay, Vallabhuni, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli, and Varun R. Thoranala, "Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 20-26.
- [26] Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
- [27] M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. <https://doi.org/10.1007/s13198-022-01747-6>
- [28] Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. <https://doi.org/10.1007/s12633-022-02016-8>.
- [29] V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.
- [30] V. Siva Nagaraju, P. Ashok babu, B. Sadgurbabu, and Rajeev Ratna Vallabhuni, "Design and Implementation of Low power FinFET based Compressor," 2021 3rd International Conference on Signal Processing and Communication (ICP-SC), Coimbatore, India, 13-14 May 2021, pp. 532-536.
- [31] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "Speech Emotion Recognition System With Librosa," 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, 18-19 June 2021, pp. 421-424.
- [32] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "8-Bit Carry Look Ahead Adder Using MGDI Technique," IoT and Analytics for Sensor Networks, Springer, Singapore, 2022, pp. 243-253.
- [33] Dr. S. Selvakanmani, Mr. Rajeev Ratna Vallabhuni, Ms. B. Usha Rani, Ms. A. Praneetha, Dr. Urlam Deveen Prasan, Dr. Gali Nageswara Rao, Ms. Keerthika. K, Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabakaran.D, "A Novel Global Secure Management System with Smart Card for IoT and Cloud Computing," The Patent Office Journal No. 06/2021, India. International classification: H04L29/08. Application No. 202141000635 A.
- [34] Nalajala Lakshman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Angothu Srikanth, Pijush Dutta, Swarajya Lakshmi V Papineni, Nupur Biswas, K.V.S.N.Sai Krishna Mohan, "A Novel Method of Effective Sentiment Analysis System by Improved Relevance Vector Machine," Australian Patent AU 2020104414. 31 Dec. 2020
- [35] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [36] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.
- [37] Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615.
- [38] Chandra Shaker Pittala, M. Lavanya, M. Saritha, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
- [39] P. Ashok Babu, V. Siva Nagaraju, Ramya Mariserla, and Rajeev Ratna Vallabhuni, "Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications," Journal of Physics: Conference Series, vol. 1714, no. 1, p. 012028. IOP Publishing. doi:10.1088/1742-6596/1714/1/012028
- [40] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance

- Amplifier with Bias Current,” *International Journal of System Assurance Engineering and Management*, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [41] Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, “Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer,” In *International Conference on Emerging Applications of Information Technology*, pp. 597-605. Springer, Singapore, 2021.
- [42] B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, “Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net,” *Journal of Ambient Intelligence and Humanized Computing*, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
- [43] Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, “Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology,” *2020 3rd International Conference on Intelligent Sustainable Systems (ICISS)*, Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ICISS49785.2020.9316061.
- [44] Vallabhuni Vijay, and Avireni Srinivasulu, “A Novel Square Wave Generator Using Second Generation Differential Current Conveyor,” *Arabian Journal for Science and Engineering*, vol. 42, iss. 12, 2017, pp. 4983-4990.