

# Digital Filter Design: Novel Multiplier Realization

Rozman Zakaria, F. Mohd Zaki

Faculty of Information Science and Technology, Universiti Kebangsaan Malaysia, Bangi, Selangor 43600, Malaysia

#### **KEYWORDS:**

ASIC; FIR filter; Radix-4 Booth Multiplier; VHDL.

#### ARTICLE HISTORY:

 Received
 17.07.2022

 Accepted
 16.08.2022

 Published
 27.09.2022

DOI: https://doi.org/10.31838/jvcs/05.02.07

#### ABSTRACT

Digital filters are vital a part of digital signal process. The Finite impulse response (FIR) in various signal processing applications has been employed. It has wide range of applications such as image processing, data transmission, biomedical, wireless communication networks etc. The digital finite impulse response consists of three main blocks. They are multiplier, adder, and delay. FIR filter design causes excessive area and power consumption because of multiplications is of large number. Multiplier factor is the main block in FIR filter. Various ways are delineate within the study to execute application specific integrated circuit (ASIC) in digital finite impulse response filter. High power consumption in partial product generation of the standard multiplier factor section. In planned work, the implementation of Radix-4 Booth multiplier factor and improved booth has been performed for 16-Tap FIR filter. The multiplier factor design helps to reduce the amount of steps in multiplication and additionally in digital circuits decrease the propagation delay and the power consumption. Compared to FIR filter with traditional multiplier factor results clearly indicate that power and capacity are condensed. The results show that the improved Booth multiplier based FIR filter ends up in smallest power and space, for communication purpose and FIR filter is additionally applicable.

Author's e-mail: rozman.zak@ukm.edu.my, zaki.f.m@ukm.edu.my

How to cite this article: Zakaria R, Zaki FM. Digital Filter Design: Novel Multiplier Realization. Journal of Complementary Research, Vol. 5, No. 2, 2023 (pp. 43-49).

# **INTRODUCTION**

The implementation of simple and intuitive encoding or decoding has been provided by the authors of<sup>[1]</sup> in the radix-4 Booth algorithm. Proposal of adding encoder to the Booth Multiplier improves the power efficiency of Multiplication.<sup>[2]</sup> Low power consumption and high speed have established in the FIR filter styles. In FIR filter the hardware value conjointly will increase because of the rise of space. Based on the majority logic (ML), the block diagram has used a 3 input gate. It can be done using hardware also. <sup>[3]</sup> Depending on the speed of the Multiplier, the speed of the system is based. To generate the final output at the final stage, the design is implemented on software. Here the Multiplication factor matter the most.<sup>[4-7]</sup> By taking this into the consideration, the speed performance must benefit the low space FIR filter. Implementation of the FIR filter has 3 basic unit like multiplication, delay of signal and addition. Implementation of adder to the encoder in

Booth multiplier has the greatest advantage as the adders adds up the result given by the encoder and decoder, which in result takes less time to give the final output and is also a power efficient one.<sup>[8]</sup> The standard multipliers in the projected work are replaced in the improved Booth number.<sup>[9-11]</sup>

#### **FIR Filter**

An FIR is a filter whose impulse response is of finite period. The designing ways of FIR filter support approximation of ideal filter. The subsequent filter approaches the proper characteristics as a result of the order of the filter will increase.<sup>[8]</sup> An FIR consists of an adder, a multiplier and delay elements.<sup>[12-23]</sup>



Fig. 1: Block Diagram of FIR filter

The design methodology starts with needs and specifications of the FIR filter. The strategy used within the methodology of the filter depends upon the implementation and specifications. It is very vital to elect the power technique for FIR filter, due to efficiency and ease of the FIR filter and most commonly window technique is utilized.<sup>[24-33]</sup>

FIR filters use the versions of the input that are delayed for the filtration of input to the output signal. We call fir filter as finite because we don't have any feedback loop. The output in this type of filter goes to zero independent of the input but the time when it goes back to zero depends on the input. Since the coefficient of the fir filter is symmetrical, it is called as linear phase filter.<sup>[12]</sup> Fir filters are preferred more than the IIR's due to its stability nature. The phase of the input signal in fir filter is not distorted because the fir filter is designed in such a way that it is to be linear.<sup>[13]</sup> The implementation of the fir filter is very simple and easy. Fir filters uses more memory due to the mathematical operations performed to produce filter response. Without FIR filters some filter responses cannot be implemented.<sup>[34]-[43]</sup>

# **Booth Multiplier**

The booth multiplier algorithm is a multiplication algorithm that allows us to multiply the two signed binary integers in 2's complement, respectively. The best advantage of using this booth multiplier is, to speed up the multiplication process. The k-bit binary variety that is used as k/2 digit by Radix -4.<sup>[4]</sup>



Fig. 2: Flowchart of Booth Multiplier



Fig. 3: Block Diagram of Booth Multiplier

To reduce the number of stages in multiplier, it performs encoding scheme. In this, one stage is little more complex than the other but they are fast. To perform multiplication it performs less no of addition operations and shift operations.

It plays an important role in integrated circuits. It is used to reduce power consumption, area occupied and delay time. It also increases scalability by modifying the modules in it. Both positive and negative multiplier uniformly. The speed is also gained by using booth multiplier. Booth multiplier helps us to increase the efficiency.

The booth multiplier algorithm is a multiplication algorithm that allows us to multiply the two signed binary integers in 2's complement respectively. The best advantage of using this booth multiplier is, to speed up the multiplication process. The k-bit binary variety that is used as k/2 digit. The disadvantage of this algorithm is for n-bit number there will be n shifts as well as additions is n/2.

# Steps - Radix 2 Booth multiplications

- Let multiplicand =13 and multiplier =-6
- Converting these inputs in to binary forms. It becomes 13=1101 and 6=0110
- If there is a negative sign then perform 2's complement of that input. Then complement of 2 is 1010
- Extensions of the sign bit for the input is 13=01101 and 6=11010
- By using above table reduction of multiplier bits will takes place.
- In the Least significant bit of multiplier add 0. So it becomes 110110
- From least significant bit compare two multiplier bits so that reduction in multiplier bits takes place.
- Now -6 becomes 110110 is reduced to 0,-1, 1,-1, 0.Finally perform multiplication through product generator.
- The finally the result will be 13\*-6=-78 (11110110010).

# **Modified Booth Algorithm**

Radix-2 is having disadvantage that is for n bits n shifts are required and also n/2 additions. So it becomes more complex. To reduce the complexity improved booth re-coding algorithm is implemented. Generally modified booth algorithm consists of three parts. They are

- 1. Partial product generator.
- 2. Reduction of partial product to make rows.
- 3. Addition for final product.

This algorithm is used to produce high speed algorithms. Booth algorithm is comparatively slow speed so modified booth algorithm is introduced to improve the speed. This modified booths algorithm is having high speed multiplications. Hence this is the main advantage for this algorithm. In modified booths algorithm the two things are proportional to each other they are computation time and length of operands. This is having one more advantage that is there is a reduction in area of multiplier block.

## **Steps for improved Booth multiplications**

- 1. Let multiplicand = -11 and multiplier =27.
- 2. Multiplicand and multiplier is converted in to binary forms. Then it becomes +11=1011 and +27=11011.
- 3. For negative number perform 2's complement of that number. So it becomes 0101 for -11
- 4. Extension of the sign bit for multiplicand and multiplier is for -11= 110101 and+27=011011
- 5. Then perform reduction for multiplier bits.
- 6. In the least significant bits of multiplier add 0.
- 7. Take three bits LSB and compare multiplier bits and reduce multiplier bits.
- 8. The multiplier bit +27 (011011) is reduced to (+2,-1,-1).
- 9. Perform the multiplication through the product generator is reduced.
- 10. Final result that is -11\*+27= -297(111011010111).

## **PROPOSED BOOTH MULTIPLIER**

#### **4-Bit Adder**

As we know that a 1 bit adder cannot add the binary numbers that are more than 1 bit, so we use the 1bit adders to implement for more than 1 bit binary numbers. We use four 1 bit adders to form a 4 bit adder.

The (Fig. 5) block diagram represents the 4 bit adder using 1 bit adders. When a 4 bit binary number is given as an input then the number is divided into single bits and send to the adder, after one block completes its operation then the carry goes to other block hence this process is flowed for the other blocks to.

Then after the structure of a 4 bit adder has been simplified so that there time taken is decreased and output is also shown quicker than before.



Fig. 4: Block Diagram of Modified Booth Multiplier

The figure Fig.9 represents the simplified form of the 4 bit adder. Using this 4 bit adder we can form an 8 bit adder and a 12 bit adder.

#### 12-Bit Adder

To form a 12 bit adder, three 4 bit adders are needed. The block diagram for 12 bit adder is shown in Fig. 7.

#### **Booth Multiplier (Fig. 8)**

## **EXPERIMENTAL VALIDATION OF PROPOSED DESIGNS**

#### Simulation result of 8X3 Encoder

As seen in the above figure inputs are given and 3 outputs are shown finally. Let us consider a block i.e. block 20fs the inputs for the particular block is 0 0 0 1 0 0 0 0 and the output of that input is 0 1 1 from top to bottom. Similarly, each and every block has its own way of doing it. Mathematically we can prove the above output.











Fig. 7: Block Diagram of 12-Bit Adder



Fig. 8: Block Diagram of Proposed Booth Multiplexer



Fig. 9: Simulation result of 8X3 Encoder

The mathematical expressions for 8X3 Encoder are,

'+' represents logical OR operation

Now, Here  $Y_0=0$ ,  $Y_1=0$ ,  $Y_2=0$ ,  $Y_3=1$ ,  $Y_4=0$ ,  $Y_5=0$ ,  $Y_6=0$ ,  $Y_7=0$ . Substitute the values in the given equations (1), (2), (3), we get,

$$A_2 = 0 + 0 + 0 + 0 = 0$$
  
 $A_1 = 0 + 0 + 1 + 0 = 1$   
 $A_0 = 0 + 0 + 1 + 0 = 1$ 

• In the same way all the other inputs in shown in the simulation graph can be proved.

To do a thorough check we can even see the truth table related to the 8X3 Encoder and the truth table is shown in Table 4. Similarly each and every block has its own way of doing it.

# Simulation result of 3X8 Decoder

As seen in the above figure inputs are given and 8 outputs are shown finally. Let us consider a block i.e. block 50fs the inputs for the particular block are  $1\ 0\ 1$  and the output seen are  $0\ 0\ 1\ 0\ 0\ 0\ 0$  from top to bottom. Mathematically we can prove the above output.

The Mathematical expressions for 3X8 Decoder are,

Y <sub>0</sub> =X'. Y'.Z'	(4);	Y <sub>1</sub> =X'. Y'.Z	(5)
Y2=X'. Y.Z'	(6);	Y3=X'. Y.Z	(7)
Y4=X. Y'.Z'	(8);	Y5=X. Y'.Z	(9)
Y6=X.Y.Z'	(10);	Y7=X. Y.Z	(11)
'.' Represents logical AND operation			

Now, Here X=1, Y=0, Z=1. Substitute the values in the above equations (1) to (8), we get,

When seen from bottom to top the order of the output mathematically is 00100000. In the similar way we can find the other outputs too. To do a thorough check we can even see the truth table related to the 3X8 Decoder and the



Fig. 10: A. Simulation result of 3X8 Decoder



Fig. 11: Simulation result of 1-Bit Adder



Fig. 12: Simulation result of 4-Bit Adder

truth table is shown in Table 6. Similarly each and every block has its own way of doing it.

#### Simulation result of 1-Bit Adder

As seen in the above fig inputs and a carry input is given and 2 outputs where one is the sum output and the other is the carry output. Let us consider a block i.e. block 10fs where 0 0 1 is the input and 1 0 is the output from top to bottom. We can prove it mathematically.

The Mathematical expressions of 1-Bit Adder are,

$$Sum = num_1 \oplus num_2 \oplus carry_{in}$$
(12)

$$Carry_{out} = (num_1 \cdot num_2) + ((num_1 \oplus num_2) \cdot carry_n)_{(13)}$$

' $\oplus$ ' Represents logical XOR operation

'+' Represents logical OR operation

:' Represents logical AND operation

Now, Here  $carry_{in}=0$ ,  $num_2=0$ ,  $num_1=1$ . Substitute the above values in equation (1) & (2), we get,

$$Sum = 1 \oplus 0 \oplus 0 = 1$$
  
$$Carry_{out} = (1.0) \oplus ((1 \oplus 0) \cdot 0) = 0 + 0 = 0$$

46

To do a thorough check we can even see the truth table related to the 1-Bit Adder and the truth table is shown in Table 6. Similarly each and every block has its own way of doing it.

#### Simulation result of 4-Bit Adder

The result of the 4-bit Adder is based on the block diagram of it. Initially 3 inputs i.e.  $A_1$ ,  $B_1 \& C_{in}$  inputs are given then we get the first output sum  $S_0$  and carry  $C_0$ . Then  $A_2$ ,  $B_2$  as second inputs and  $C_{in}$  as carry input then we get, second output sum  $S_1$  and carry  $C_1$ . In this similar way the third and fourth outputs  $S_2$ ,  $S_3$  and carry  $C_2$ ,  $C_3$  are noted. This is the whole process only for two 4-bit binary numbers. There are many combinations related to the two 4-bit binary numbers so, for those possibilities also we need perform the same technique as mentioned above.

#### CONCLUSION

By implementing the improved booth algorithm and radix booth multiplier with 16-Tap FIR filter we can reduce power and can have high speed for the final output. The space is also reduced because of the usage of multiplier which reduces the number of steps taken therefore reducing the overall space. These are the main aims of this paper. The internal elements present in the booth multiplier are encoder, decoder and adder. These elements perform a major role in the booth multiplexing. Using the xilinx software we perform the operations based on encoder, decoder and adder. VHDL codes need to be coded for these internal elements and then after these codes are used in xilinx software so that we get, the final simulation output. The outputs of these elements are observed and been verified with their related truth table and proved by the mathematically by using their logical expressions of the internal elements i.e. encoder, decoder and adder. And can refer the simulation results.

## REFERENCES

- [11] Chang, Yen-Jen, Yu-Cheng Cheng, Shao-Chi Liao, and Chun-Huo Hsiao, "A Low Power Radix-4 Booth Multiplier with Pre-Encoded Mechanism," IEEE Access 8 (2020): 114842-114853.
- [12] Dr. S. Selvakanmani, Mr. Rajeev Ratna Vallabhuni, Ms. B. Usha Rani, Ms. A. Praneetha, Dr. Urlam Devee Prasan, Dr. Gali Nageswara Rao, Ms. Keerthika. K, Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabakaran.D, "A Novel Global Secure Management System with Smart Card for IoT and Cloud Computing," The Patent Office Journal No. 06/2021, India. International classification: H04L29/08. Application No. 202141000635 A.
- [13] Nalajala Lakshman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Angothu Srikanth, Pijush Dutta, Swarajya Lakshmi V Papineni, Nupur Biswas, K.V.S.N.Sai Krishna Mohan, "A Novel Method of Effective Sentiment Analysis System by Improved Rele-

vance Vector Machine," Australian Patent AU 2020104414. 31 Dec. 2020

- [14] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [15] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.
- [16] Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615.
- [17] Chandra Shaker Pittala, M. Lavanya, M. Saritha, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
- [18] P. Ashok Babu, V. Siva Nagaraju, Ramya Mariserla, and Rajeev Ratna Vallabhuni, "Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications," Journal of Physics: Conference Series, vol. 1714, no. 1, p. 012028. IOP Publishing. doi:10.1088/1742-6596/1714/1/012028
- [19] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.
- [20] Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer," In International Conference on Emerging Applications of Information Technology, pp. 597-605. Springer, Singapore, 2021.
- [21] B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. https://doi. org/10.1007/s12652-021-03017-y
- [22] Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, "Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ ICISS49785.2020.9316061.
- [23] R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Tech-

nology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.

- [24] Rajeev Ratna Vallabhuni, J. Sravana, M. Saikumar, M. Sai Sriharsha, and D. Roja Rani, "An advanced computing architecture for binary to thermometer decoder using 18nm FinFET," 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 20-22 August, 2020, pp. 510-515.
- [25] Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurbabu, and Gowthamireddy A, "Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications," Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
- [26] Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijcaay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
- [27] P. Chandra Shaker, V. Parameswaran, M. Srikanth, V. Vijay, V. Siva Nagaraju, S.C. Venkateswarlu, Sadulla Shaik, and Vallabhuni Rajeev Ratna, "Realization and Comparative analysis of Thermometer code based 4-Bit Encoder using 18nm FinFET Technology for Analog to Digital Converters," In: Reddy V.S., Prasad V.K., Wang J., Reddy K.T.V. (eds) Soft Computing and Signal Processing. Advances in Intelligent Systems and Computing, vol 1325. Springer, Singapore. https://doi.org/10.1007/978-981-33-6912-2\_50
- [28] Rajeev Ratna Vallabhuni, G. Yamini, T. Vinitha, and S. Sanath Reddy, "Performance analysis: D-Latch modules designed using 18nm FinFET Technology," 2020 International Conference on Smart Electronics and Communication (ICOSEC), Tholurpatti, India, 10-12, September 2020, pp. 1171-1176.
- [29] V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.
- [30] V. Siva Nagaraju, P. Ashok babu, B. Sadgurbabu, and Rajeev Ratna Vallabhuni, "Design and Implementation of Low power FinFET based Compressor," 2021 3rd International Conference on Signal Processing and Communication (ICP-SC), Coimbatore, India, 13-14 May 2021, pp. 532-536.
- [31] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "Speech Emotion Recognition System With Librosa," 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, 18-19 June 2021, pp. 421-424.
- [32] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "8-Bit Carry Look Ahead Adder Using MGDI Technique," IoT and Analytics for Sensor Networks, Springer, Singapore, 2022, pp. 243-253.
- [33] Rani, B.M.S, Divyasree Mikkili, Rajeev Ratna Vallabhuni, Chandra Shaker Pittala, Vijay Vallabhuni, Suneetha Bobbillapati, and Bhavani Naga Prasanna, H., "Retinal Vascu-

lar Disease Detection from Retinal Fundus Images Using Machine Learning," Australian Patent AU 2020101450. 12 Aug. 2020.

- [34] Rajeev Ratna Vallabhuni, D.V.L. Sravya, M. Sree Shalini, and G. Uma Maheshwararao, "Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters," 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 23-24 july, 2020, pp. 318-323.
- [35] Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- [36] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- [37] Katikala Hima Bindu, Sadulla Shaik, V. Vijay, "FINFET Technology in Biomedical-Cochlear Implant Application," International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
- [38] V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18µm Technology," International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
- [39] Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
- [40] Vallabhuni Vijay, and Avireni Srinivasulu, "A Novel Square Wave Generator Using Second Generation Differential Current Conveyor," Arabian Journal for Science and Engineering, vol. 42, iss. 12, 2017, pp. 4983-4990.
- [41] Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICIC-NIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: https://ssrn.com/abstract=3769235 or http://dx.doi.org/10.2139/ssrn.3769235
- [42] Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
- [43] Saritha, M., Kancharapu Chaitanya, Vallabhuni Vijay, Adam Aishwarya, Hasmitha Yadav, and G. Durga Prasad, "Adaptive And Recursive Vedic Karatsuba Multiplier Using Non Linear Carry Select Adder," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 22-29.

48

- [44] Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateshwarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
- [45] Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
- [46] Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
- [47] Vijay, Vallabhuni, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli, and Varun R. Thoranala, "Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 20-26.
- [48] Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
- [49] M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhu-

ni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. https://doi.org/10.1007/s13198-022-01747-6

- [50] Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. https://doi.org/10.1007/s12633-022-02016-8.
- [51] Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
- [52] S. China Venkateswarlu, N. Uday Kumar, D. Veeraswamy, and Vallabhuni Vijay, "Speech Intelligibility Quality in Telugu Speech Patterns Using a Wavelet-Based Hybrid Threshold Transform Method," International Conference on Intelligent Systems & Sustainable Computing (ICISSC 2021), Hyderabad, India, September 24-25, 2021.
- [53] Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCE-TEA-2011), India, June 18, 2011, pp. 224-227.
- [54] S. China Venkateswarlu, Ch. Sashi Kiran, R.V. Santhosh Nayan, Vijay Vallabhuni, P. Ashok Babu, V. Siva Nagaraju, "Artificial Intelligence Based Smart Home Automation System Using Internet of Things," The Patent Office Journal No. 09/2021, India. Application No. 202041057023 A.