

Next Generation Semiconductor based Fundamental Computation Module Implementation

Chuong Van¹, MH Trinh², T Shimada³

School of Electrical Engineering, Hanoi University of Science and Technology, 1 Dai Co Viet, Hanoi 11615, Vietnam

KEYWORDS:

Full adder;
CNTFET;
Low power;
PDP.

ARTICLE HISTORY:

Received 12.07.2022
Accepted 10.08.2022
Published 27.09.2022

DOI:

<https://doi.org/10.31838/jvcs/05.02.08>

ABSTRACT

Full adder was also known as basic component in any digital circuitry for microprocessors, digital signal processors and for every processing chip used in nowadays technology. The main purpose of full adder is to do basic logic along with operations of arithmetic's. Thus it allows designer for further advancement of the circuits with improvement in characteristic such as robust, compact, efficient, including scalabilities. Carbon Nanotube Field Effect Transistor (CNTFET) are came into use as substitute of CMOS innovation for planning circuits in the arising innovation. Main moto for this model is to design a advanced and high performable full adder circuit using CNTFET transistor admired by new CMOS full adder plan with cutting edge execution boundaries. To a voltage supply of 0.7V, the quantity of semiconductors was diminished to 10 and furthermore the force was generally separated in two differentiated to the top accessible adder that is based on CNTFET. This plan furnishes checked improvement when contrasted and the current plans like C-CMOS, TFA, TGA, HPSC, 18T-FA adder and so on. Similar information examination show that is 37%, 50%, and 49% improvement as far as territory, delay, and power delay contrasted and both CNTFET and CMOS based adders in existing plans. The circuit was planned in 20nm innovation and reenacted with CADENCE apparatuses.

Author's e-mail: chuong.van@hust.edu.vn, trinhmh@hust.edu.vn, shimada.t@hust.edu.vn

How to cite this article: Van C, Trinh MH, Shimada T. Next Generation Semi Conductor based fundamental computation module implementation . Journal of Complementary Research, Vol. 5, No. 2, 2023 (pp. 50-55).

INTRODUCTION

To create a new purpose and reach growth-up expectations semiconductor technology is in constant innovational race. For consumers, industry and scientific purpose implemented semiconductor devices are predicted to provide high speed with high performance, flexibility and less power utilization. Power utilization is a key component which impact the operation of a circuit in embedded electronics product like connected watches, mobile phones and laptops.^[1-14] Carbon Nano Tube Field Effect Transistor (CNTFET) was most favorable innovation that has impressive advantages. Carbon Nanotube Field Effect Transistor can easily overcome challenges such as low off-current properties and channel effects. CNTFET has best controlling over the channels formations, good threshold voltages, best sub-threshold slopes, highest electrons mobilities, high current density, highest transconductance and high linearities. In this research paper, CNTFET

based full adder was created using 20nm technology.^[5-8] After simulation and evaluation, this design provides an impressive PDP with less transistors.^[15-28]

CNTFET MODELLING

In today's technologies, CNTFET is one of the most advanced technologies because of its special physical characteristics. It also provides many advantages like quasi-ballistic transport because of its high mobility, rapid switching due to high carrier speed, for better electrostatic control almost one dimensional structure of carbon nanotube are used.^[9-11] Also each carbon nanotubes respond like a channels contraries for MOSFET, and channel is made by the entire silicon. The moment of n types and p types of CNTFET are identical and same current is used for driving the two types of transistors to transfer. This allows us to create our complete logic circuit where as it is not possible by MOSFET transistors.^[29-33]




Fig. 1: CNTFET

Theoretical behavior of CNTFET

In this part, we discuss about the theoretic background which is necessary to analyze the variation effects of CNTFET technology parameters on circuit performance matrices and important device, as the CNTFET's size (width of gates), threshold voltages (V_{th}), ration of on/off currents (I_{on}/I_{off}), transconductance, slope of subthreshold (S), gate delay (td) and switching energy.^[34-40]

Size of CNTFET

Pitch is known as the distances in between two of adjoined SWCNTs centers below the gate of the same CNTFET, where size of gate where device contact are impacted directly.^[15] Total size of the CNTFET will be given by the gate width. By using pitch we can determine the width of the gate.^[41-43]

CNTFET Threshold Voltage

For designing the circuits with best performance on an average of power consumption and the speed, it is necessary to determine the threshold voltage because that affects the speed of switching, power leakage and the current.^[16-18] Similarly to a MOSFET device, a CNTFET also has threshold voltage that is the required voltage to turn ON the device through the gate electrostatically. By changing the diameter of its CNTs the threshold voltage can be adjusted and this is the greatest advantage of CNTFET. Than MOSFET the CNTFET becomes more flexible by these practical characteristics for the digital circuits design and it also makes it suitable for the multi-threshold circuits designing. CNTFETs threshold voltage is considered as the half band gap.^[19]

Gate Delay

To the time that the output of the gate logic is valid and stable and the gate delay is translated as the amount of time which is starting from when the input to a logic gate becomes stable and valid. Frequently, this is related to the required time to reach 50% for the output of its final output level when there are changes in its input. The speed of a device is shown by the gate delay.^[20]

EXISTING METHODS AND ANALYSIS

In applications of digital electronics like logic gates and highly used element is MOSFET. But MOSFET based on logic gates face many problems as like others in nanotechnology. That is why it is necessary to replace and for this CNTFET

based logic gates have been introduced. Over MOSFET based logic gates CNTFET based logic gates have some extraordinary advantages.^[21]

Power delay product (PDP) and Sensitivity

The necessary factors that have to be considered in the circuitry of logic gates due to complexity are power consumption and power delay product (PDP) of the logic gates. Compared to the PDP of CNTFET based logic gates PDP of MOSFET based logic gates are 90-100 times greater. At low power supply PDP of CNTFET logic gates decreases and PDP of MOSFET logic gates increases. That is the reason why, in nanofabrication, the great advantage over fabrication of logic gates based on CMOS technology is low power consumption for CNTFET logic gate is occurred.^[4-7]

Probability of Destroying

With rise in temperature the power delay product as well as power dissipation of MOSFET based logic gates increases, with increasing temperature the power delay product (PDP) and power dissipation remains constant in case of CNTFET based logic gates. The remarkable performance of CNTFET based logic gates against MOSFET based logic gates are shown in Fig. 3 and Fig. 4. When the temperature is high the power consumption as well as heat dissipation of MOSFET based logic gates is greater. Greater possibility of destroying the devices is caused by greater heat dissipation. At the high temperature that is the reason why the probability of destroying of MOSFET based logic gates is larger than CNTFET based logic gates.

Leakage power and Voltage gain

Leakage power is an important aspect that is to be considered in case of power dissipation. Compared with the CNTFET based logic gates the maximum leakage power of MOSFET based logic gates is much greater (about 70-80 times). So, MOSFET logic gate has higher power dissipation than that of CNTFET logic gates. On the other side, under CNTFET configuration voltage gain of inverter (NOT gate) is greater than MOSFET based inverter (NOT gate) from their frequency response which is happened nearly 3dB observed.

Designs of full adder are available in 18T that is better version of 23T adder block. These results in increasing of transistors that causes problem in speed. More power is consumed and more area is occupied if the design consists of more number of transistors. So less number of transistors are used in this proposed model. Less number of transistors results in less load capacitance values.^[5] In CNTFET based full adder there is less delay and less switching power dissipation. To have final output (sum) there are five stages of inverter. Logic operations are serially performed but they are not performed simultaneously. To produce sum and count two separate

blocks are used. Speed of the circuit and consumed power are impacted strongly. To produce the signal of sum two cascaded XOR/XNOR cells and many inverters are required. To generate sum at the second stage in multiplexer-based structure [7]. By a pass-transistor based block sum and output carry are generated in parallel. This design has advantages like high-speed computation and low power consumption, but in case of high load capacitors due to its less driving capability it suffers downfalls. We propose a new CNTFET based full adder design in this context to find solutions for these problems.

Proposed Model

To calculate the sum and carry using less transistors we proposed full adder based on CNTFET transistor. From the input bits that include the previous stage carry gives the sum and carry of any full adder. The relation among the inputs bits along with outputs bit is given as

$$Sum = A \oplus B \oplus C_{in} \quad (1)$$

$$C_{out} = AB + BC_{in} + AC_{in} \quad (2)$$

Where *A* and *B* are the input bits. *Sum*, *C_{out}* and *C_{in}* represents the carry input.

Calculation of Power consumption

Power delay product is nothing but the result of multiplication of average power consumption and maximum delay.

$$PDP = \max(\text{delay}) * P_{avg} \quad (3)$$

Where average power can be expressed as

$$P_{avg} = I_{ds} * V_{DD} * f_c * C_{load} \quad (4)$$

I_{ds} = drain to source current

V_{dd} = supply voltage

f_c = clock frequency

C_{load} = output load capacitance




Fig. 2: 23T CNTFET Full Adder circuit

C_{load} is given by the fixed capacitance and variable capacitance as follows

$$C_{load} = C_{fix} + C_{var} \quad (5)$$

Calculation of Propagation Delay

Delay can be calculated from the time where the input signal reaches half of the *V_{DD}* that the output signal reaches the same level of voltage.

Advantages of Proposed model

The proposed model has high speed, Low power consumption and optimized less area.




Fig. 3: The proposed full adder cell




Fig. 4: Output waveforms of the proposed full adder design

Table 2: Variation of Delay, Power, PDP Vs Supply voltage (VDD)

V _{DD}	Power (μ W)	Delay (ps)	PDP (aJ)
0.1	0.025	15.35	0.384
0.2	0.025	14.11	0.351
0.3	0.053	8.84	0.469
0.4	0.059	8.71	0.514
0.5	0.064	8.65	0.554
0.6	0.068	6.18	0.419
0.7	0.070	6.06	0.423
0.8	0.073	5.16	0.377
0.9	0.073	4.01	0.292
1	0.088	3.93	0.346

Applications

The applications of the proposed application are vast viz. ALU in computers and varieties of calculators; Different IC and microprocessor chips in PC and laptops; Ripple counter; important tool in DSP (Digital signal processing).

SIMULATION RESULTS

By controlled transmission of the input carry signal the carry signal is generated in this design. Only through the single transmission gate the carry signal propagates. The path of the carry propagation is decreased to a considerable reduction in propagation delay. By efficient transistor sizing of strong transmission gates the delay incurred in the propagation further reduced. Power consumption and PDP are calculated.

In the table 2, the existing designs are compared with the proposed full adder.

CONCLUSION

A full adder cell roused from ongoing CMOS configuration has been introduced. Albeit numerous plans have been introduced as of late fully intent on lessening the quantity bought to be mulled over to make the circuit work appropriately in genuine conditions. Recreation results demonstrate that the proposed full viper shows improvement in region, deferral, and PDP by roughly 37%, half, and 49% individually contrasted with the best CNTFET-based adder found in the writing. In future work, this plan can be additionally reached out for a 32-bit full adder execution. In this current model, the carrier signals are created through controlled transmission of information carrier sign and both information flags A, B (when A=B). As carry signals spreads just from one transmitting door, the carry proliferation way are limited prompting considerable decrease in engendering delays. They brought defer about proliferation are additionally diminished from proficient semiconductor estimating of intentional consolidation solid transforming doors. In view of this data, power utilization

and PDP are determined for the proposed design. Measured delay is 4ps. For 0.9 Supply the power consumption is 0.073 μ W and the determined PDP is 0.592 aJ.

REFERENCES

- [1] P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "8-Bit Carry Look Ahead Adder Using MGDI Technique," IoT and Analytics for Sensor Networks, Springer, Singapore, 2022, pp. 243-253.
- [2] Dr. S. Selvakanmani, Mr. Rajeev Ratna Vallabhuni, Ms. B. Usha Rani, Ms. A. Praneetha, Dr. Urlam Devee Prasan, Dr. Gali Nageswara Rao, Ms. Keerthika. K, Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabakaran.D, "A Novel Global Secure Management System with Smart Card for IoT and Cloud Computing," The Patent Office Journal No. 06/2021, India. International classification: H04L29/08. Application No. 202141000635 A.
- [3] Nalajala Lakshman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Angothu Srikanth, Pijush Dutta, Swarajya Lakshmi V Papineni, Nupur Biswas, K.V.S.N.Sai Krishna Mohan, "A Novel Method of Effective Sentiment Analysis System by Improved Relevance Vector Machine," Australian Patent AU 2020104414. 31 Dec. 2020
- [4] S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
- [5] Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.
- [6] Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615.
- [7] Chandra Shaker Pittala, M. Lavanya, M. Saritha, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
- [8] P. Ashok Babu, V. Siva Nagaraju, Ramya Mariserla, and Rajeev Ratna Vallabhuni, "Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications," Journal of Physics: Conference Series, vol. 1714, no. 1, p. 012028. IOP Publishing. doi:10.1088/1742-6596/1714/1/012028
- [9] Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.

10. Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer," In International Conference on Emerging Applications of Information Technology, pp. 597-605. Springer, Singapore, 2021.
11. B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
12. Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, "Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ICISS49785.2020.9316061.
13. R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
14. Rajeev Ratna Vallabhuni, J. Sravana, M. Saikumar, M. Sai Sriharsha, and D. Roja Rani, "An advanced computing architecture for binary to thermometer decoder using 18nm FinFET," 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 20-22 August, 2020, pp. 510-515.
15. Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurbabu, and Gowthamireddy A, "Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications," Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
16. V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.
17. V. Siva Nagaraju, P. Ashok babu, B. Sadgurbabu, and Rajeev Ratna Vallabhuni, "Design and Implementation of Low power FinFET based Compressor," 2021 3rd International Conference on Signal Processing and Communication (ICPSC), Coimbatore, India, 13-14 May 2021, pp. 532-536.
18. P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "Speech Emotion Recognition System With Librosa," 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, 18-19 June 2021, pp. 421-424.
19. Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijcaay, "Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer," In Intelligent Sustainable Systems, pp. 203-212. Springer, Singapore, 2022.
20. Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICES -2021), Chennai, India, September 24-25, 2021.
21. S. China Venkateswarlu, N. Uday Kumar, D. Veeraswamy, and Vallabhuni Vijay, "Speech Intelligibility Quality in Telugu Speech Patterns Using a Wavelet-Based Hybrid Threshold Transform Method," International Conference on Intelligent Systems & Sustainable Computing (ICISSC 2021), Hyderabad, India, September 24-25, 2021.
22. Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCETEA-2011), India, June 18, 2011, pp. 224-227.
23. S. China Venkateswarlu, Ch. Sashi Kiran, R.V. Santhosh Nayan, Vijay Vallabhuni, P. Ashok Babu, V. Siva Nagaraju, "Artificial Intelligence Based Smart Home Automation System Using Internet of Things," The Patent Office Journal No. 09/2021, India. Application No. 202041057023 A.
24. Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
25. Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
26. Katikala Hima Bindu, Sadulla Shaik, V. Vijay, "FINFET Technology in Biomedical-Cochlear Implant Application," International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
27. V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with

- TSMC 0.18 μ m Technology,” International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
28. Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, “Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology,” VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
 29. Vallabhuni Vijay, and Avireni Srinivasulu, “A Novel Square Wave Generator Using Second Generation Differential Current Conveyor,” Arabian Journal for Science and Engineering, vol. 42, iss. 12, 2017, pp. 4983-4990.
 30. P. Chandra Shaker, V. Parameswaran, M. Srikanth, V. Vijay, V. Siva Nagaraju, S.C. Venkateswarlu, Sadulla Shaik, and Vallabhuni Rajeev Ratna, “Realization and Comparative analysis of Thermometer code based 4-Bit Encoder using 18nm FinFET Technology for Analog to Digital Converters,” In: Reddy V.S., Prasad V.K., Wang J., Reddy K.T.V. (eds) Soft Computing and Signal Processing. Advances in Intelligent Systems and Computing, vol 1325. Springer, Singapore. https://doi.org/10.1007/978-981-33-6912-2_50
 31. Rajeev Ratna Vallabhuni, G. Yamini, T. Vinitha, and S. Sanath Reddy, “Performance analysis: D-Latch modules designed using 18nm FinFET Technology,” 2020 International Conference on Smart Electronics and Communication (ICOSEC), Tholurpatti, India, 10-12, September 2020, pp. 1171-1176.
 32. Rani, B.M.S, Divyasree Mikkili, Rajeev Ratna Vallabhuni, Chandra Shaker Pittala, Vijay Vallabhuni, Suneetha Bobbillapati, and Bhavani Naga Prasanna, H., “Retinal Vascular Disease Detection from Retinal Fundus Images Using Machine Learning,” Australian Patent AU 2020101450. 12 Aug. 2020.
 33. Rajeev Ratna Vallabhuni, D.V.L. Sravya, M. Sree Shalini, and G. Uma Maheshwararao, “Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters,” 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 23-24 July, 2020, pp. 318-323.
 34. Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, “High Speed Energy Efficient Multiplier Using 20nm FinFET Technology,” Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: <https://ssrn.com/abstract=3769235> or <http://dx.doi.org/10.2139/ssrn.3769235>
 35. Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, “Smart Cart Shopping System with an RFID Interface for Human Assistance,” 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
 36. Saritha, M., Kancharapu Chaitanya, Vallabhuni Vijay, Adam Aishwarya, Hasmitha Yadav, and G. Durga Prasad, “Adaptive And Recursive Vedic Karatsuba Multiplier Using Non Linear Carry Select Adder,” Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 22-29.
 37. Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateshwarlu, and Rajeev Ratna Vallabhuni, “Physically Unclonable Functions Using Two-Level Finite State Machine,” Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
 38. Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, “A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder,” Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
 39. Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, “Implementation of Fundamental Modules Using Quantum Dot Cellular Automata,” Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
 40. Vijay, Vallabhuni, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli, and Varun R. Thoranala, “Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits,” Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 20-26.
 41. Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, “Numerical analysis of various plasmonic MIM/MDM slot waveguide structures,” International Journal of System Assurance Engineering and Management, 2022.
 42. M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, “A VLSI design of clock gated technique based ADC lock-in amplifier,” International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. <https://doi.org/10.1007/s13198-022-01747-6>
 43. Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, “1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications,” Silicon, 2022. <https://doi.org/10.1007/s12633-022-02016-8>.