RESEARCH ARTICLE

Low Power Embedded SoC Design

¹G. Sasikala, ²G. Satya Krishna

1,2ECE Dept, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology

ABSTRACT

Now a days all embedded processors are manufactured in such a way that it may consume low power to provide longer life to the system using various low power techniques like clock gating, data gating, variable frequency mechanism, variable voltage mechanism and variable threshold techniques. In this paper these techniques are implemented using VHDL language in Vivado and results are compared to identify the better one among all possible ones. There are various characteristics compared here are power consumption, number of look up tables and number of flip flops consumed.

Author's e-mail: gsasikala@veltech.edu.in, vtp3292@veltech.edu.in

How to cite th is article: Sasikala G, Krishna SG. Low Power Embedded SoC Design, Journal of VLSI Circuits and System Vol. 6, No. 1, 2024 (pp. 25-29).

INTRODUCTION

Low power enables longer life, so that all processors should be designed so that it will consume less power. Lower the power consumption lower the heat dissipation and hence the life time of the device is to be increased. Moreover, the systems with latest state of art comes in miniaturization and these low power techniques helps a lot in designing embedded processors.

LITERATURE REVIEW

Himanshu Chaudhary et al/[1] explained the need of reducing power consumption especially in the area of synchronous design where the clock usage is high. With the use of clock gating technique, the power consumption was greatly reduced.

V. Keerthana and Prasanth.J[2] demonstrated that in how many ways we can optimize the clock gating in order to reduce the power consumption by greater level.

Priya Singh and Ravi Goel[3] explained briefly about the power optimization technique in sequential circuits using clock gating technique in order to reduce the power consumption and for better design of the system.

Dushyant Kumar Sharma[4] realized that there are some effects on design of the system, if we are using clock gating technique and it is clearly demonstrated.

Saurabh Kshirsagar and Dr. M B Mali[5] explained that clock gating is widely used in low power application to enable power efficient design and it helps to increase the life time of the device.

Nandita Srinivasana et al[6] explained the various clock gating techniques in order to reduce the power consumption.

Jagrit Kathuria et al[7] demonstrated the review of various clock gating techniques in which we can choose the best technique as per our requirement according to the situation.

S.V. Lakshmi et al[8] compared the performance of various clock gating techniques and by that they suggesting which technique is better for which one.

Harpreet Singh and Dr. Sukhwinder Singh[9] explained clock gating technique how it reduces the power consumption especially in VLSI circuits.

M. Srialatha and G. Shyam Kishore[10] demonstrated that a comparative analysis of look ahead technique in clock gating. It clearly explains the need of low power consumption especially in miniaturization of circuits.

ShmuelWimer et al[11] explained design flow for Flip Flop using clock gating in the era of data driven mechanism in digital circuits.

S.C Brunet et al[12] introduces multi clock domain for various circuits which are runs at various speed for optimizing the power consumption.

W. Dobberpuhl et al[13] realized that a dual issue CMOS microprocessor for reducing power consumption.

Frank Emnett et al[14] introduces the reduction of power usage with the help of clock gating technique.

Gary K. Yeap et al[15] realized low power design for digital circuits.

Finally, we are generating this paper with 4 sections. Section [1] is giving introduction and clear idea about topic. Section [2] covers literature survey. Section [3] covers basic block diagram. Section [4] covers methodology followed here to generate messages to alert the doctor and tables related to software logic. Section [5] covers results and analysis. Section [6] references.

BLOCK DIAGRAM

Clock gating

Fig.1: Clock Gating

The clock gating purpose is to stop the clock when there is no data toggling so that the power may be saved. Here the clock is fed to AND gate, if there is change in data then only output of AND gate is available and it is nothing but gated clock.

Data gating

Fig. 2: Data Gating

When enable is equals to zero then there is no change in output otherwise the D may be the output .

Variable frequency

Fig. 3: Variable Frequency

Lower the frequency lower the power consumption. So, the available clock frequency will be scaled to produce the frequencies. For slow speed devices low power frequency may extend whereas high-speed devices will be fed with high clock frequency.

## METHODOLOGY

Clock gating

Fig. 4: Flow Chart for Clock Gating

If clock was enabled then it will be allowed further otherwise it will be stopped. If no clock then no power consumption. Clock will be extended based on our requirement so that the power consumption was reduced.

Data gating

Fig. 5: Flow Chart for Data Gating

If Enable bit is set then only there is change in output otherwise same as previous.

Variable Frequency

The clock frequency is divided using counter to get the desired frequency. Lower the frequency lower the power

Fig. 6: Flow Chart for Variable Frequency

consumption but system also work get slow down. So, the user can go for optimization based on his requirements he may choose the desired frequency accordingly.

Result and Analysis

Clock gating

Fig. 7: Waveform for Clock Gating

The above figure shows the result of clock gating technique. By allowing clock at required duration will help greatly in reduction of power consumption.

Data gating

Fig. 8: Waveform for Data Gating

The above figure shows the result of data gating technique. With the help of enable bit we can made

the system as active and it leads to reduce the power consumption. Always the result shows data gating is more effective compared to clock gating especially from power consumption point of view

Variable frequency

**Fig. 9: Output 585 Hz in CRO**

**Fig. 10: Output 292 Hz in CRO**

Fig. 11:Output 146 Hz in CRO

The above three figure shows how to scale the clock frequency using counter. Lower the frequency lower the power consumption.

Fig. 12: Clock gating summary

The above figure shows the clock gating summary.it gives the details about power consumption, Look up table, Flip flops, Buffer's, I/O's and memory consumption in percentages.


Fig13: Data gating summary

The above figure shows the data gating summary.it gives the details about power consumption, Look up table, Flip flops, Buffer's, I/O's and memory consumption in percentages


Fig14:Variable frequency summary

The above figure shows the Variable frequency summary. it gives the details about power consumption, Look up

Table 1: Table for comparison of parameters using various methods

Total On chip Power	LUT %	FF %	IO %	BUFG %	MMCM %	Method
0.239 W	1	1	2	6	25	Clock gating
0.236 W	1	1	3	6	25	Data gating
0.236 W	1	1	3	6	25	Variable frequency

table, Flip flops, Buffer's, I/O's and memory consumption in percentages

Fig. 15: Bar graph for comparison of parameters using various methods

Conclusion

In this paper, as per results observed by simulation data gating saves more power compared to clock gating. Data gating and variable frequency methods the power consumption was same. Lower the power consumption that leads to lower the heat dissipation and it enable longer life to the system especially in the field of system on chip using Nano meter technology because heat dissipation takes place major role in deciding life time of the device.

References

[1] Himanshu Chaudhary, Nitish Goyal, Nagendra Sah, "Dynamic Power Reduction Using Clock Gating: A Review", IJECT Vol. 6, Issue 1, Jan - March 2015, ISSN: 2230- 7109 (Online) | ISSN: 2230-9543 (Print).

[2] V.Keerthana, Prasanth.J, "An Optimal Exploration of Different Clock Gating Techniques in VLSI Circuits", SSRG International Journal of VLSI & Signal Processing (SSRG-IJVSP) – volume 3 Issue 4 July - August 2016, ISSN: 2394 – 2584.

[3] Priya Singh, Ravi Goel, "Clock Gating: A Comprehensive Power Optimization Technique for Sequential Circuits",

IJARCST 2014, Vol. 2, Issue 2, Ver. 2 (April - June 2014), ISSN: 2347 - 8446 (Online), ISSN: 2347 - 9817 (Print).

[4] Dushyant Kumar Sharma, "Effects of Different Clock Gating Techniques on Design", International Journal of Scientific & Engineering Research Volume 3, Issue 5, May-2012 1 ISSN 2229- 5518.

[5] Saurabh Kshirsagar, Dr. M B Mali, "A Review of Clock Gating Techniques in Low Power Applications", International Journal of Innovative Research in Science, Engineering and Technology (An ISO 3297: 2007 Certified Organization) Vol. 4, Issue6, June 2015, ISSN (Online): 2319-8753, ISSN (Print): 2347-6710.

[6] Nandita Srinivasana , Navamitha.S.Prakash, Shalakha.D , Sivaranjani .D , SwethaSri Lakshmi.G, B.Bala Tripura Sundari (2015), "Power Reduction by Clock Gating Technique", Elsevier Procedia Technology21 pp.631– 635.

[7] Jagrit kathuria, M.Ayoubkhan, Arti Noor, " A review of clock gating techniques",MIT International journal of electronics and communication engineering, vol.1 n0.2, Aug 2011, pp 106-114.

[8] S.V.Lakshmi , P.S.Vishnu Priya and Mrs.S.Prema, "Performance Comparison of Various Clock Gating Techniques", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 1, Ver. II (Jan - Feb. 2015), pp.15-20, e-ISSN: 2319 –4200, p-ISSN No. : 2319 – 4197.

[9] Harpreet Singh, Dr. Sukhwinder Singh "A Review on Clock Gating Methodologiesfor power minimization in VLSI circuits", International Journal of Scientific Engineering and Applied Science (IJSEAS) – Volume-2, Issue-1, January 2016 ISSN:2395-3470

[10] M. Srilatha, G. Shyam Kishore, "A comparative analysis of lookahead clock gating using 22nm technology", International Journal of Engineering & ScienceResearch, July 2015, Vol-5 Issue-7 pp 654-658, ISSN 2277-2685

[11] Shmuel Wimer, Member, IEEE, and Israel Koren, Fellow, IEEE, "Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating", IEEE Transactions on VLSI systems, Vol. 22, no. 4, APRIL 2014 pp.771.

[12] S.C Brunet et al., "Partitioning and optimization of high level stream applicationsfor multi clock domain architectures," in.Proc.IEEE Workshop Signal Process Syst., Taipei, Taiwan, pp.1777-182, Oct.2013. [2] D.

[13] W. Dobberpuhl et al., "A 200-MHz 64-b dual-issue CMOS microprocessor," in IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1555-1567, Nov. 1992.

[14] Frank Emnett, Mark Biegel, Power Reduction Through RTL Clock Gating, SNUGSan Jose,2000.

[15] Gary K.Yeap, Practical Low Power DigitalVLSI Design, Kluwer Publishing,1998.