

PUSING UI TEJI AILINCUCCUIU IUI A RUAIDIU
Heethad of Artificial Noural Natwork for training ed of Arthicial Neural Network for tra and testing on FPGA Desing of VLSI Architecture for a flexible testbed of Artificial Neural Network for training

Gurmeet Kaur Arora

Electrical and Electronics communication Engineering, Indian Institute of Technology, Kharagpur Dewas, India *1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh*

KEYWORDS: KEYWORDS:

general purpose processors (GPP), application specific integrated circuits (ASICS), artificial fieural fietwork (ANN)
resource utilization, hardware descripresource utilization, naruware aesempressioned in gate-array (FPGA) (ASICs), artificial neural network (ANN),

ARTICLE HISTORY: Received 17.09.2023 Accepted 23.10.2023 Published 14.11.2023

DOI: DOI: https://doi.org/10.31838/jvcs/06.01. 03 https://doi.org/10.31838/jvcs/06.01.05 h_{O}

Abstract AbstrAct

General-Purpose Processors (GPP)-based computers and Application Specific Integrated Circuits (ASICs) are the typical computing platforms used to develop the back propagation (BP) algorithm-based Artificial Neural Network (ANN) systems, but these computing devices
(BP) algorithm-based Artificial Neural Network (ANN) systems, but these computing devices tistitute a nurule for further advanced improvements due to a might requirement for R
staining a balance between performance and flovibility. In this work, architecture for R substitute a number of rattiler advanced improvements due to a high requirement for
sustaining a balance between performance and flexibility. In this work, architecture for BP dearning a batallect between performance and resulting. In this work, architecture for bi-
learning algorithm using a 16-bit fixed- point representation is designed for the classification of handwritten digits on a field- programmable gate array (FPGA). The proposed design is an ectty coded and optimized for resource diffization and requericy in verifog nardware
Description Language (HDL) and synthesized on the ML-605 Virtex 6 evaluation board. Experimental results show 10 times speedup and reduced hardware utilization when compared with existing implementations from literature. The architecture is expandable to other specifications in terms of number of layers, number of neurons in each layer, before the activations in terms of namber of tagers, namber of ficarons in cach tage
d the activation function for each neuron. The correctness of the proposed design and the activation function for each neuron. The correctness of the proposed design is
and the activation function for each neuron. The correctness of the proposed design is and the authenticated by comparing parameters obtained through Python code and Verilog. tor fargorium based at thicket neural network (Anty) systems, but these computing devices constitute a hurdle for further advanced improvements due to a high requirement for or nanumited tages on a netal programmatic gate andy (11 CA). The proposed design is directly coded and optimized for resource utilization and frequency in Verilog Hardware

Author's e-mail: ishratzahanmukti16@gmail.com, **ebad.eee.cuet@gmail.com, kou-Author e-mail:** GurmeetKaurArora@veltech.edu.in **Author's e-mail:** ishratzahanmukti16@gmail.com, **ebad.eee.cuet@gmail.com, kou-**

How to cite this article: Arora GK. Desing of VLSI Architecture for a flexible testbed of **How to cite this article: Mukhan ER, Biswas KKA. 1.8-V Low Power, High-Speed Comparator With Low Power, High-Speed Comparator With Low Offset Voltage Implemented in the United Implemented in the United Implemented in the** Artificial Neural Network for training and testing on FPGA, Journal of VLSI Circuits and

INTRODUCTION

International International International Properties
 International neural
 International International Additional International International International International International International International Inte spotting basic traits and then combining them to pick up on complex ones. Similarly, an artificial neural network is trained to recognize different objects by first identifying small patterns inside the object and then integrating these simple patterns to identify complex patterns. The biological neural networks that make up the human networks are able to recognize complicated things by first

is one that requires a quicker operating speed and reduced ML algorithms are generally complex and resource hungry thus implementation of Back propagation algorithm on low power device such as FPGA is much complicated than on GPUs or CPUs.^[18]. The data processing required to obtain the requisite convergence and accuracy by updating each weight makes BP computationally complex and time-consuming. Thus, almost all of the existing FPGA designs for ANN are based on software-hardware co-design.^{[17] [11] [14] [19]} identical, the LSB value of an \mathbf{S} value of an \mathbf{S}

A tremendous amount of parallel computing operations are required by ANN architectures. Due to

inherent parallelization and application-specific in meeting the stringent speed requirements in real-In meeting the stringent speed requirements in real time, delivers advanced Alservices, and protects user entert with a 1.8V supply voltage. In this work, the processes also privacy. Current ANN models emphasize a static and principle can che hand models emphasize a current-and offline training mechanism in which the training data is pre-prepared. Nonetheless, training ANNs dynamically and adapting the models to the local environment is and adapting the models to the local environment is in great demand.^[16]. adaption, FPGAs are a realistic and affordable choice that, when compared to processor-based systems, helps and deeping the medels to the took christment is
in great demand [16] MOSFETs are used. In general, in a conventional MOSFET

The goal is to provide a flexible testbed on FPGA structure capacitance capacitance tends to show a higher to show a higher to show a higher to show a higher to where ML designers can specify their neural network architecture and fully or partially utilize the available t and t are t is to fabricate the MOSFETS with α models with α hardware resources. threshold of MOSFETs is to fabricate the MOSFETs with

A multi-layered perceptron network of 784 x 32 x 10 is implemented and verified on the Xilinx Virtex 6 MLto impremented and vermised increased the stand in text of the 605 evaluation board. Using 100 out of 60,000 training to distance while the Consumer consumer consumer consumers images and 100 out of 10,000 validation images from all the MNIST dataset, this network is trained and tested in Python and Verilog using the stochastic gradient

descent BP algorithm, which has a learning rate of Multiply-Accumulate Unit 0.125 and 10 epochs. The performance of Python and Verilog-based implementations is compared in terms of both accuracy and speed.

BACK PROPAGATION ALGORITHM

Back propagation is the process of calculating the error the sum of all prior products computed by the
that is difference between thepredicted output and the the neurons. This is accomplished by calculating the gradient of the error with regard to the weights of each **by the state of the s KEYWORDS:** neuron using the chain rule of calculus. that is difference between the predicted output and the actual output and then propagating this error backwards through the network in order to revise the weights of

$$
e_{Ni} = \mathbf{y}_{Ni} - \mathbf{d}_{Ni} \tag{1}
$$

ARTICLE HISTORY: METHODOLOGY

Finite State Machine for ANN

Fig. 1: FSM for ANN

Each image undergoes six distinct phases during the computation process. The FSM used to execute back propagation in Verilog is illustrated in the figure 1. Table I provides a summary of each state and its corresponding function.

Multiply-Accumulate Unit

1.81.8-V Logic Unit (ALU) designed toperrorm two mathematical
both accuracy and speed.

operations on two sets of input values: multiplication and addition. It multiplies two input values and then adds
ION ALGORITHM in the product to an accumulator register, which contains A Multiply-Accumulate (MAC) unit is an arithmetic logic unit (ALU) designed to perform two mathematical addition. It multiplies two input values and then adds the sum of all prior products computed by the MAC unit

 (1) **Fig. 2: MAC Unit.**

 \mathbb{R}^{n} $\left\{ \infty \setminus \mathbb{R}^{n}$ aneuron is composed of a dedicated weight memory and $\sqrt{1}$ $\sqrt{2}$ $\sqrt{2$ a MAC unit, which is utilized based on the operational state. The register is capable of being loaded and its value depend on the operational state, where it is either 1'b0 in State 0, latched in States 1 and 2, and either latched or utilizing Weight2[counter] in State 3, beth implemented of detailing indigendent in the comparator is 1° the comparator is 12.3 σ 15.75 σ and initiative area of the Weight 1 σ counter 1'b0 in State 4, and utilizing either Weight1[counter] or latched in State 5. The value in State 3 and State 5 relies on the layer in which particular neuron belongs.

Fig. 3: Architecture of a Neuron

The output flow is determined by the Conditional Block, which either directs it to the LUT, the Weight memory, or the error computation block as shown in Figure 3. The Look up table (LUT) provides the activation value and its derivative with $O(1)$ complexity when applied to the computed weighted sum using the magnitude of the weighted sum to address it. As there are no subsequent layers for the error signals to propagate back, neurons in the first layer do not utilize the error computation block. Multiplexers use the control signals generated by the FSM as their select lines.

OVERALL DESIGN Range and Properties and

A 784 \times 32 \times 10 architecture was constructed using Also, the set in the allemeediate was constracted doing the generate function in Verilog. The hidden layer has 32 neurons with a memory depth of 784, while the output layer has 10 neurons with a memory depth of 32 each. Some computations reuse MAC units while **related performance** and resource utilization. The architecture shown in figure 4 operates as follows: others require additional resources to achieve a balance

- In the first state, the MAC units of the first layer are active. The input pixels are multiplied by their respective weights, and the resulting weighted sum is passed through LUTs to derive H and Hbar concentrate on the contract of the comparator sensitivity and the comparator sensitivity and comparator sensitivity and contract the comparator sensitivity and comparator sensitivity and contract the comparator of the comp simultaneously for all 32 neurons.
- In the second state, H and Hbars are sequentially multiplied by the output layer's weights, commencing from 0 to 31. The resulting weighted sum is then fed through LUTs to derive O and Obar for each of the 10 output neurons. At the end of this state, the error2 in the output layer is evaluated using 10 readily available subtractors, and delta2 value is determined using 10 multipliers. These operations are combinatorial and do not require any additional clock cycle.
- a cancellation technique involving dynamic latches.[6] • In the third state, output layer registers are serially loaded with weights from weight2 memory. This enables the learning rate, delta2, and H product to be added to the weight, and the weight is then written back to memory.
- To calculate the hidden layer error in state 4, multiply delta2 and Weights in sequence. Error1 for partial products in a single cycle. To accomplish this, an adder with 10 operands is required. At the end of this state, delta1 values for all 32 neurons 11 depicts the block diagram of the proposed comparator. are calculated using the available error1 values. the present counter value is the sum of all of these

• Within state 5, the input pixel is multiplied by the shifted delta1 value, and in one cycle, 32 weights in the hidden layer are updated. This step is similar to step 3 for weight updation of output layer.

primary distinction between OTA and traditional OPAMP is **Clock Cycles**

Foran arbitrary network (M x N x K x L) Clock cycles and number of computations can be generalized as $784 \times 32 \times 10$, the number of cycles required or $\frac{1}{2}$ or $\frac{1}{2}$ $\frac{1}{2}$ as M+N+K. For back propagation, the number of cycles required is 848, which can be generalized as $K + (K+N) + (N+M)$. Therefore, the total number of cycles required is M+N+K+ K+ (N+K)+(N+M). follows: If we consider a network with dimensions

Computational Units

In a 784 x 32 x 10 network, there are 42 MAC units, 10 subtractors, one adder with ten operands, 42 multipliers, and 42 LUTs. If we generalise for a network with dimensions $M \times N \times K \times L$, the required number of MAC units, multipliers, and LUTs would be N+K+L, the required number of subtractors would be L, and the required number of adders with N operands would be one, assuming N is greater than K and L.

activation function for each neuron, and number of epochs. The next stepis to load an image to be trained The process of training and testing of MNIST dataset begins by loading the weight memory and input memory and initializing the values of parameters such as the number of hidden layers, neurons in each layer, and perform forward propagation. The weights are then

Fig. 4: ANN Architecture for 784 x 32 x 10 network for training and testing of MNIST Dataset

updated, followed by an error calculation. This process software are tabulated in the table II, which show is repeated from loading the image to be trained to weight updating 100 training images.

step is to load an image to be tested and perform
forward propagation. The output is then compared with Table II: Timing Comparison on different Pl Implementation
the desired output, and if it matches, the value of Implementation Time per Epo with the desired output for 100 testing images. The Once the training process is complete, the next forward propagation. The output is then compared with accuracy is incremented. This processis repeated from loading the image to be tested to comparing the output whole process constitutes one epoch.

KEYWORDS: Results and Comparative Analysis

Figure 5 shows the simulation results on Xilinx ISE 14.7 offset voltage, for the training and testing of the MNIST dataset for 100 images.

been implemented, and the area of the comparator is 12.3 μ 12.3 μ 15.75 . The response of the refor training and testing of MNIST dataset for *process, and temperature in various process* https://doi.org/10.31838/jvcs/06.01. 03 **100 images Fig. 5: Simulation results on Xilinx ISE 14.7**

Fig. 6 Accuracy Comparison on different Platforms.

The Timing report obtained after synthesizing the design on Virtex 6 FPGA. The minimum clock period required for our design is 1.774ns, and based on this value, we estimated the time required for one epoch

 \pm identical, the LSB value of an N-bit ADC is provided by the LSB value of an N-bit ADC is provided by the LSB value of an Islamic control of an Islamic control of an Islamic control of an Islamic control of an Islamic The results of the timing analysis in hardware and

Journal of VLSI circuits and systems, , ISSN 2582-1458

Speedup achieved is 4/0.4403 = 9.08 or approxi-

ice the training process is complete, the next mately 10. software are tabulated in the table II, which shows that the hardware implementation is roughly 10 times faster than the software-based implementation. **mately 10.**

Journal of VLSI Circuits and Systems, ISSN: 2582-1458 Vol. 6, No. 1, 2024 (pp. 19-24)

1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh The proposed hardware-based implementation is ts on Xilinx ISE 14.7 based implementation is a viable solution for applications MNIST dataset for where fast processing times are essential where fast processing times are essential. approximately 10 times than the software-based implementation while sacrificing some accuracy. However, the results obtained show that the hardware-

Table III and table IV and presents a comparison between $(000,000)$ $(2,000,000)$ $(0.80,000)$ (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) (0.000) $($ $\frac{1}{\sqrt{2\pi}}$ the proposed design and an existing implementation in $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ terms of speed, resource and other parameters. The $\sqrt{r_{\rm eff} \sqrt{r_{\rm eff} \sqrt{r_{\rm eff}^2}}}$ results indicate that the proposed design outperforms \sqrt{N} is \sqrt{N} in the existing design in terms of speed, flexibility, power x is ϵ 14.7. The consumption of the layout of the layout of the layout of the comparator ϵ

Table III: Comparison of Proposed design with High Level Synthesis based architectures from literature

Furthermore, it is worth noting that the proposed which only implements the forward propagation part in hardware as shown in table V. design is more efficient than the existing design,

Table V: Comparison of Hardware requirements for forward propagation.

Design Structure	Latency (Cycles)	Hardware Cost					
		MUL	ADD	SUB	EXP	REC	LUT
Non-Pipelined	26	9528	9528	44	22	22	θ
Fully - Pipelined	48	796	796	4	$\overline{2}$	$\overline{2}$	θ
8-Stage Pipelined	129	110	110	4	\overline{c}	$\overline{2}$	$\bf{0}$
Proposed Design	795	22	22	NIL	NIL	NIL	22

It shows that roughly 0.2%, 2.76%, 20% of the hardware of Non-pipelined, Fully-pipelined and 8-stage pipelined, respectively is utilized in our design when compared with $\frac{1}{2}$ architecture 784 x 12 x 10 of reference [19]. three-stage CMOS comparator with a high-speed operation

CONCLUSION

This work presents a novel FPGA-based implementation of an artificial neural network that offers reconfigurability in terms of the number of layers, neurons, and activation functions for each layer. The implementation provides faster computation speed than software-based implementation, but accuracy is com- promised due to fixed-point computation. The design also outperforms pre- existing hardwarebased implementations in terms of frequency and resource utilization. This work represents a significant contribution in demonstrating the potential of FPGAbased implementation in accelerating neural network prediction, and not just limiting the use of FPGA for recognition phase.

Future work for this research includes incorporating
collinear facilization is the resistance (LESD) to research random numbers for weight initialization, processing real-time data using serial communication techniques, and improving the accuracy of the hardware-based implementation. The proposed comparator of the proposed comparator. a linear feedback shift register (LFSR) to generate

It should be noted that almost all the recent research papers have focused on ANN inference with FPGAs, training an ANN with FPGAs has not been well the complexity of designing an FPGA system that can effectively pipeline the processes . The flexibility of FPGAs in terms of integrated circuit reconfiguration provides opportunities forimplementing a wide range extend in the output side. Fig. 2 dependence of the output side of $\frac{1}{2}$ of operations and instructions. exploited by the community. This is likely due to

schematic of the entire idea. Future research in this area can explore more complex hardware architectures and improved number representations to enhance the accuracy of hardwarebased implementations.

References

High-level synthesize of backpropagation artificial neural [1] Nuzula Afianah, Agfianto Eko Putra, and Andi Dharmawan.

A. Operational Transconductance Amplifier network algorithm on the fpga. In *2019 5th International conference on science and technology (ICST), volume 1,*
coges 1.5, JEEE, 2010 \mathbf{r} and increase in the linear input-output characteristics. pages 1–5. IEEE, 2019.

- [2] Ram´on J Aliaga, Rafael Gadea, Ricardo J Colom, Jos´e M Monz´o, Christoph W Lerche, and Jorge D mary methods of the imposite methods of the anal traditional or the state is the work training on fpga. *International Journal On Advances* that the current of output of the formulation of the formulations of the form of the form of the form of current, while the form of the fo in Systems and Measurements Volume 2, Number 1, 2009,
2009 Mart 'inez. System-on-chip implementation of neural net-2009.
- [3] Song Bo, Kensuke Kawakami, Koji Nakano, and Yasuaki Ito. An rsa encryption hardware algorithm using a single dsp block and a single block ram on the fpga. *International* $\sum_{i=1}^{N}$ of $\sum_{i=1}^{N}$ and $\sum_{i=1}^{N}$ as if $\sum_{i=1}^{N}$ as if $\sum_{i=1}^{N}$ as if $\sum_{i=1}^{N}$ and $\sum_{i=1}^{N}$ *Journal of Networking and Computing*, 1(2):277–289, 2011.
- [4] Mohammadreza Esmali Nojehdeh, Levent Aksoy, and Mustafa Altun. Efficient hardware implementation of artificial a differential amplifier with an Inverter. All the MOSFETs blocks. In *2020 IEEE Computer Society Annual Symposium* neural networks using approximate multiply-accumulate *on VLSI (ISVLSI)*, pages 96–101, 2020.
- [5] Simon S. Haykin. *Neural networks and learning machines*. Pearson Edu- cation, Upper Saddle River, NJ, third edition, 2009.
- [6] Albert Knebel and Dorin Patru. Educational neural network development and simulation platform. In *2020 St. Lawrence Section Meeting*, 2020.
- [7] S.Y. Kung and J.N. Hwang. Digital vlsi architectures for neural networks. In *IEEE International Symposium on Circuits and Systems,*, pages 445–448 vol.1, 1989.
- [8] Shivani Kuninti and S Rooban. Backpropagation algorithm and its hard- ware implementations: A review. In *Journal of Physics: Conference Series*, volume 1804, page 012169. IOP Publishing, 2021.
- **Fig. 2: Schematic of the 45nm CMOS-based** *partment of Com- puter Science, University of California*, [9] Yihua Liao. Neural networks in hardware: A survey. *De-*2001.
- [10] Sainath Shravan Lingala, Swanand Bedekar, Piyush Tyagi, Purba Saha, and Priti Shahane. Fpga based implementation of neural network. In *2022 International Conference on Advances in Computing, Communication and Applied Informatics (ACCAI)*, pages 1–5. IEEE, 2022.
- [11] Harsh Mittal, Abhishek Sharma, and Thinagaran Perumal. Fpga imple- mentation of handwritten number recognition using artificial neural network. In *2019 IEEE 8th Global Conference on Consumer Electronics (GCCE)*, pages 1010– 1011. IEEE, 2019.
- [12] Esraa Z. Mohammed and Haitham Kareem Ali. Hardware implementation of artificial neural network using field programmable gate array. *International Journal of Computer Theory and Engineering*, pages 780–783, 2013.
- ble gate array. ARPN journal of engineering and applied for The Comparator *sciences*, 11(7):4882–4888, 2016.[13] Syahrulanuar Ngah, Rohani Abu Bakar, Abdullah Embong, and Saifudin Razali. Two-steps implementation of sigmoid function for artificial neural network in field programma-

- [14] R Pramodhini, Sunil S. Harakannanavar, CN Akshay, N Rak-**on Computer Vision and Pattern Recognition** Workshops [14] R Pramodhini, Sunil S. Harakannanavar, CN Akshay, N Rakshith, Ritwik Shrivastava, and Akchhansh Gupta. Robust handwritten digit recognition system using hybrid artificial neural network on fpga. In *2022 IEEE 2nd Mysore Sub Section International Conference (MysuruCon)*, pages 1–5, 2022.
- L'hanganatif, D'Say Kamar, and I Siva Ragendra Reddy.
Design of mac unit in artificial neural network architec-
ture using verilog bdl. In 2016 International Conference on antional Conference on System Science and [15] L Ranganath, D Jay Kumar, and P Siva Nagendra Reddy. ture using verilog hdl. In *2016 International Conference on Signal Processing, Communication, Power and Embedded System (SCOPES)*, pages 607–612. IEEE, 2016.
- *1-3Dept. of EEE, Independent University, Bangladesh, Dhaka, Bangladesh* [16] Yudong Tao, Rui Ma, Mei-Ling Shyu, and Shu-Ching work training with fpga. In 2020 IEEE/CVF Conference Chen. Chal- lenges in energy-efficient deep neural net-

(CVPRW), pages 1602–1611, 2020.

rial neural network on fpga. In 2022 IEEE 2nd Mysore Sub
Section International Conference (MysuruCon), pages 1-5,
chitecture for handwritten digit recognition on fpga. *Tp*
chitecture for handwritten digit recognition on f [17] Huynh Viet Thang. Design of artificial neural network ar*ch´ı Khoa hc v`a Cˆong ngh-i hc `a Nng*, 2016.

Journal of VLSI Circuits and Systems, ISSN: 2582-1458 Vol. 6, No. 1, 2024 (pp. 19-24)

- Comparator Voltage Voltage In the origing of the diving, 2010.
Low Kumar, and P Siva Nagendra Reddy [18] Huan Minh Vo. Implementing the on-chip backpropagation learning algorithm on fpga architecture. In *2017 International Conference on System Science and Engineering (ICSSE)*, pages 538–541, 2017.
	- Ishel, 2010.
acceleration on a multi-layer perceptron neural network [19] Isaac Westby, Xiaokun Yang, Tao Liu, and Hailu Xu. Fpga for digit recognition. *The Journal of Supercomputing*, 77(12):14356–14373, 2021.