

Analysis of Low power and reliable XOR-XNOR circuit for high Speed Applications

SULYUKOVA

Scientific and Innovation Center of Information and Communication Technologies under IT University,
Kichikhalkayulist., 2, Tashkent, Uzbekistan

Email id : slf72@yandex.com

Received: 12.01.19, Revised: 17.02.19, Accepted: 10.03.19

ABSTRACT

This paper presents a comprehensive study of different types of XOR-XNOR circuits. Our main focus is to characterise the XOR-XNOR combinational circuit design using six transistors for low power applications. The six transistor XOR-XNOR circuit can be simulated using 45nm CMOS technology in cadence virtuoso using foundry files. The simulation results demonstrates, parameters such as power, delay and power delay product(PDP) at different voltages ranging from 0.4 to 1v respectively. From the obtained results it clearly indicates the proposed design has low power consumption and full voltage swing.

Keywords: Low power, XOR-XNOR, power

INTRODUCTION

As the day by day scaling down of the VLSI technology, power and area becomes one of the critical issue in the present day scenario. At present day high speed processors are operating at very high frequencies(GHz), Hence it is necessary to reduce the power consumption, which may improves the reliability of the system. In recent years XOR and XNOR plays a major role in many applications such as adders,compressors,comparators, error detection and correction ,communication ,linear systems and so on[1].The optimized set of XOR-XNOR circuit provides better advantages in terms of noise immunity, low power, less delay, full output voltage

swing etc. another advantage of the proposed XOR-XNOR circuit will produces the a generous and non skewed output. The XOR function is a odd function and i.e. Its output is equal to 1 if any one of the input is equal to 1 and on the other hand XNOR function is even function it will produces the output is 1 when the both inputs are equal to 1 or 0.let us take the inputs are A and B. the XOR of A and B denoted by $A \oplus B$ and XNOR can be denoted by $A \odot B$. The logic symbol of XOR and XNOR circuits as shown in Fig1 and 2 and table:1 can be illustrated by truth table of XOR and XNOR.

Table1:Truth table for XOR-XNOR.

A	B	$Y=A(XNOR)B$	$X=A(XOR)B$
0	0	1	0
0	1	0	1
1	0	0	1
1	1	1	0




Fig 1:XNOR

Fig 2:XOR

Previous work

Several designs were proposed to realize the XOR-XNOR functions using different logic styles[2].The first design of the XOR-XNOR circuit implemented by the pass transistor logic[3],which offers the low power

consumption but produces the non-full voltage swing and it has limited driving capability. the pass transistor based XOR-XNOR circuit can be depicted by the fig3. respectively.




Fig 3: Pass transistor based XOR- XNOR circuits

In order to improve the signal level and to enhance the driving capability, a static CMOS inverter with conjunction-based MUX [4-5] is proposed. The available inverter enhances the power level of the signal and increases the voltage swing of the XOR and XNOR considerably. The architecture of the power-less XOR and grounded XNOR circuits shown

by Fig 4 and 5 respectively. But these circuits impose the power level but provide poor propagation delay and are vulnerable to environmental variations, and also these designs are unable to produce the full voltage swing when scaling down the transistors at deep submicron level.




Fig4: Power-less XOR




Fig 5: Ground-less XNOR

To overcome the above mentioned flaws in the previous design, a static CMOS based XOR-XNOR circuit is proposed which increases the power level and noise margin of the circuit. The design is composed of two transmission gates and three static inverters respectively. The static inverters help to improve the capability of the circuit under dynamic conditions [6-7]. But the circuit can suffer from more power consumption. The circuit diagram of the 10 transistors is shown in Fig 6.

XNOR-XOR schematic

To overcome the power consumption and to generate the full swing voltage, a 6-transistor XOR-XNOR circuit is proposed. The proposed 6-transistor XOR-XNOR circuit utilizes the advantages

of both the pass transistor and static inverters. The main motto of the CMOS inverter is used to enhance the full swing at each and every instance of the combination. VDD connection to the transistor M3 and M4 are used to drive the output of '1' and M4 is used to drive the output signal whenever the XOR output is '0', provided input of the A and B are 1. At the scenario M1 and M2 are ON, it propagates output to 1. As XOR produces an output of '0'. Fig 7 depicts the circuit diagram of the 6 transistors respectively.

Simulation Setup

The XOR-XNOR circuit was simulated using Cadence Spectre ranging from 0.4 to 1V using 45nm CMOS technology. Simulation is carried out from different voltage nodes and estimated the corresponding power dissipation values. This analysis was carried

out for existed XOR-XNOR circuits. The obtained readings were taken at the ambient temperature at 27°C. The comparison of the XOR-XNOR circuits results for each combination illustrated by the table 2, and we have also drawn layout for the circuit (Fig 8) and verified the DRC, LVS and RC extraction. From the obtained results found that the

circuit improves the overall PDP more than 50% and similarly it consumes the low power, the final output wave form of the proposed 6 transistor as shown in Fig9.




Figure 6. 10 transistor circuit for XOR-XNOR function.




Fig 7: proposed XOR-XNOR circuit

Table 2: Comparison of different types of XOR-XNOR circuits at different voltages

	Voltage(V)	Proposed(6T)	8T [3]	10T [3]
Delay of XOR(ns)	0.45	3.4526	2.253	4.256
	0.55	2.3625	2.465	3.256
	0.75	2.3562	2.3625	2.365
	1	2.1235	2.0145	2.958
Delay of XNOR(ns)	0.45	3.4526	2.1235	2.356
	0.55	2.3625	3.4526	2.1535
	0.75	2.3562	2.3625	3.4621
	1	2.1235	2.3562	2.3658
Average power of XOR(fw)	0.45	5.235	22.36	45.63
	0.55	10.235	32.25	56.36
	0.75	12.369	41.25	78.36
	1	15.235	52.36	89.36




Fig 8: Layout for XOR-XNOR circuit.




Fig 9: Output wave from for the XOR-XNOR in CMOS 45 nm CMOS technology

Conclusion

In this paper we proposed a novel CMOS XOR-XNOR circuit to enrich the performance of the ALU, comparators, Compressors.etc.This architecture helps to provide the full swing at any stage of the input combination and maintains the better noise immunity. Hence from the obtained results it clearly indicates that the proposed XOR-XNOR circuit widely used for low power and high speed applications.

References

1. Hung Tien Bui, Yuke Wang, and Yingtao Jiang, "Design and analysis of low-power 10-transistor full adders using XORXNOR Gates," IEEE Trans. On Circuits and Systems II, vol.49, no. 1, pp. 25-30, Jan 2002.
2. D. Radhakrishnan, "Low-voltage Low-power CMOS FullAdder," IEE Proceedings of Circuits Devices Systems, vol.148, no. 1, Feb. 2001.
3. Jyh-Ming Wang, Sung-Chuan Fang, and Wu-ShiungFeng, "New Efficient Designs for XOR and XNOR Functions on the Transistor Level," IEEE Journal of Solid-State Circuits, vol. 29, no. 7, pp.780-786, July 1994.
4. Reto Zimmermann and Wolfgang Fichtner, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic," IEEE Journal of Solid-State Circuits, vol 32, no. 7, pages 1079 -1090, July 1997.
5. Hung Tien Bui, A.K. Al-Sheraidah, and Yuke Wang, "New 4-transistor XOR and XNOR designs," in Proceedings of the Second IEEE Asia Pacific Conference on ASICs, 2000, pp.25-28.
6. Sanapala K, Sakthivel R. Low power realization of subthreshold digital logic circuits using body bias technique. Indian Journal of Science and Technology. 2016 Feb;9(5). DOI: 10.17485/ijst/2016/v9i5/87178. ISSN (Online):0974-5645.

Kumar R, Pandey VK. A new 5-transistor XORXNOR circuit based on the pass transistor logic. 2011 World Congress in Information and Communication Technologies (WICT); 2011 Dec; p. 667-71.