G, R., D, V. and M, A. 2024. Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC. Journal of VLSI Circuits and Systems. 6, 2 (Jun. 2024), 1–13.