ch, P., C. Padma, R. Kiran Kumar, T. Suguna and C. Nalini 2025. Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits. Journal of VLSI Circuits and Systems. 7, 1 (Mar. 2025), 40–45. DOI:https://doi.org/10.31838/jvcs/07.01.06.