[1]
Supriya B K, Arunraja A, Bremiga Gopalan Gandhimathi, S Sheeba Rani, N Sudhakar Reddy and Deepali Rani Sahoo 2025. DFT Aware Test Architecture for Communication ICs: ATPG- Based Fault Detection on Lower Technology Node. Journal of VLSI Circuits and Systems. 7, 1 (Jul. 2025), 106–117. DOI:https://doi.org/10.31838/jvcs/07.01.13.