veeresh Kumasagi and Patil, V. 2025. Energy-Efficient High Performance 64-bit ALU using Reversible Logic Based on Self Error Detection and Correction Technique. Journal of VLSI Circuits and Systems. 7, 1 (Oct. 2025), 198–209. DOI:https://doi.org/10.31838/JVCS/07.01.21.