[1]
Tri-Duc Ta, Nguyen, T.-P.N. and Tran, Q.-T.T. 2026. Implementation of an Efficient RISC-V Processor Featuring a Novel Gshare Branch Prediction Technique. Journal of VLSI Circuits and Systems. 7, 2 (Jan. 2026), 68–76. DOI:https://doi.org/10.31838/JCVS/07.02.08.