Vallabhuni Vijay, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli and Varun R. Thoranala 2022. Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits. Journal of VLSI circuits and systems. 4, 01 (Mar. 2022), 20–26. DOI:https://doi.org/10.31838/jvcs/04.01.04.