G, R.; D, V.; M, A. Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC. Journal of VLSI Circuits and Systems 2024, 6, 1-13.