ch, P.; C. Padma; R. Kiran Kumar; T. Suguna; C. Nalini. Design of a 64-Bit SQRT-CSLA With Reduced Area and High-Speed Applications in Low Power VLSI Circuits. Journal of VLSI Circuits and Systems 2025, 7, 40-45.