(1)
Anas A. Salameh; Kho Mei Ye. Design and Optimization of Coarse-Grained Reconfigurable Array (CGRA) Architecture for Efficient Processing-in-Memory (PIM) Systems. Journal of VLSI Circuits and Systems 2025, 7, 11-18.