U. G. Patil; Prabodh Jagtap; Kedar Adake; Sanika Dhanbhar; Ajay Paithane. Efficient VLSI Architecture Integrating Vedic Mathematics for Square Computation. Journal of VLSI Circuits and Systems 2025, 7, 66-74.