Sirisha Mallaiah; M Vinodhini. An Efficient Error Resilient Ternary Content Addressable Memory Architecture. Journal of VLSI Circuits and Systems 2026, 8, 1-8.