Birla, S.; Neha Singh; Jeevani G.S.N; Kumawat, R.; Srinivasulu, A. Unified Multimodal 64-Bit Arithmetic Logic Unit for High-Performance Computing Architectures. Journal of VLSI Circuits and Systems 2025, 7, 1-8.