KOTHA GAYATHRI DEVI; KOTTAPALLI TEJASREE; MERUGUMALA KEZIA SWARNA SRI; MOPIDEVI PRAVALLIKA. Energy Reduction of D-Flipflop Using 130nm CMOS Technology. Journal of VLSI Circuits and Systems 2021, 3, 34-41.