(1)
BRAHMAIAH BATTULA; PUTTA VIJAYA LAKSHMI; SANDINENI LAKSHMI NAVYA SRI; SUNANDA KARPURAPU; SIKHAKOLLI DURGA SRI SRAVYA. Design a Low Power and High-Speed Parity Checker Using Exclusive–or Gates. Journal of VLSI Circuits and Systems 2021, 3, 48-53.