Vallabhuni Vijay; Chandra S. Pittala; K. C. Koteshwaramma; A. Sadulla Shaik; Kancharapu Chaitanya; Shiva G. Birru; Soma R. Medapalli; Varun R. Thoranala. Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits. Journal of VLSI Circuits and Systems 2022, 4, 20-26.