C, P.; R.V.S. Satyanarayana. Design and FPGA Realization of Energy Efficient Reversible Full Adder for Digital Computing Applications. Journal of VLSI Circuits and Systems 2023, 6, 7-18.