Mohamed Arshath. Detection Of Soft Errors in Clock Synthesizers and Latency Reduction Throgh Voltage Scaling Mechanism. Journal of VLSI Circuits and Systems 2023, 6, 43-50.