G, R., D, V., & M, A. (2024). Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC. Journal of VLSI Circuits and Systems, 6(2), 1–13. Retrieved from https://vlsijournal.com/index.php/vlsi/article/view/110