U. G. Patil, Prabodh Jagtap, Kedar Adake, Sanika Dhanbhar, & Ajay Paithane. (2025). Efficient VLSI Architecture Integrating Vedic Mathematics for Square Computation. Journal of VLSI Circuits and Systems, 7(1), 66–74. https://doi.org/10.31838/jvcs/07.01.09