G, Ravikumar, Venkatareddy D, and Asharani M. 2024. “Development of Synthesizable Filter-Centric Loop Filter Design for ADPLL Architecture in SoC”. Journal of VLSI Circuits and Systems 6 (2):1-13. https://vlsijournal.com/index.php/vlsi/article/view/110.