ch, P., C. Padma, R. Kiran Kumar, T. Suguna and C. Nalini (2025) “Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits”, Journal of VLSI Circuits and Systems, 7(1), pp. 40–45. doi: 10.31838/jvcs/07.01.06.