Sirisha Mallaiah and M Vinodhini (2026) “An Efficient Error Resilient Ternary Content Addressable Memory Architecture”, Journal of VLSI Circuits and Systems, 8(1), pp. 1–8. doi: 10.31838/JCVS/08.01.01.