KOTHA GAYATHRI DEVI, KOTTAPALLI TEJASREE, MERUGUMALA KEZIA SWARNA SRI and MOPIDEVI PRAVALLIKA (2021) “Energy Reduction of D-Flipflop Using 130nm CMOS Technology”, Journal of VLSI Circuits and Systems, 3(2), pp. 34–41. doi: 10.31838/jvcs/03.02.04.