Vallabhuni Vijay, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli and Varun R. Thoranala (2022) “Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits”, Journal of VLSI Circuits and Systems, 4(01), pp. 20–26. doi: 10.31838/jvcs/04.01.04.