C, P. and R.V.S. Satyanarayana (2023) “Design and FPGA Realization of Energy Efficient Reversible Full Adder for Digital Computing Applications”, Journal of VLSI Circuits and Systems, 6(1), pp. 7–18. doi: 10.31838/jvcs/06.01.02.