Mohamed Arshath (2023) “Detection Of Soft Errors in Clock Synthesizers and Latency Reduction Throgh Voltage Scaling Mechanism”, Journal of VLSI Circuits and Systems, 6(1), pp. 43–50. doi: 10.31838/jvcs/06.01.07.