P. ch, C. Padma, R. Kiran Kumar, T. Suguna, and C. Nalini, “Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits”, Journal of VLSI Circuits and Systems, vol. 7, no. 1, pp. 40–45, Mar. 2025.