[1]
Deepak Ch and S. S, “Performance Evaluation of Mesh, Spidergon, and Mesh of Spidergon (MoS) Topologies in Network on Chip (NoC) Architectures”, Journal of VLSI Circuits and Systems, vol. 6, no. 2, pp. 130–140, Dec. 2024.