[1]
Anas A. Salameh and Kho Mei Ye, “Design and Optimization of Coarse-Grained Reconfigurable Array (CGRA) Architecture for Efficient Processing-in-Memory (PIM) Systems”, Journal of VLSI Circuits and Systems, vol. 7, no. 1, pp. 11–18, Jan. 2025.