[1]
R. Kumawat, T. Dua, N. Singh, J. Sharma, and A. Srinivasulu, “High Speed Energy Efficient Latch Architectures for Sequential Circuit Design”, Journal of VLSI Circuits and Systems, vol. 7, no. 1, pp. 56–65, Mar. 2025.