[1]
garima kapur, “A 3.7-4.8GHz Programmable Integer-N PLL With Multi-Modulus Divider and Tunable VCO in Standard 45nm CMOS Technology”, Journal of VLSI Circuits and Systems, vol. 7, no. 1, pp. 75–82, May 2025.